An overview of hardware intellectual property protection

Over the last fifteen years, a plethora of techniques has been developed to protect the hardware from piracy attacks from different sets of attackers in the supply chain — untrusted foundry, untrusted user, untrusted testing facility, or a combination thereof. This article explains their threat model(s), capabilities, and limitations. It also highlights several approaches that are developed to incorporate these techniques in conventional logic designs. Finally, the article explains provably-secure IP protection techniques and outline the challenges involved in making those technique practical.

[1]  Jarrod A. Roy,et al.  Ending Piracy of Integrated Circuits , 2010, Computer.

[2]  Siddharth Garg,et al.  Threshold-Dependent Camouflaged Cells to Secure Circuits Against Reverse Engineering Attacks , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[3]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[4]  Lawrence T. Pileggi,et al.  Building trusted ICs using split fabrication , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[5]  Jeyavijayan Rajendran,et al.  CamoPerturb: Secure IC camouflaging for minterm protection , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  Ramesh Karri,et al.  A Primer on Hardware Security: Models, Methods, and Metrics , 2014, Proceedings of the IEEE.

[7]  Jeyavijayan Rajendran,et al.  Security analysis of Anti-SAT , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[8]  Peter Gadfort,et al.  Split-fabrication obfuscation: Metrics and techniques , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[9]  Ankur Srivastava,et al.  Mitigating SAT Attack on Logic Locking , 2016, CHES.

[10]  Mark Mohammad Tehranipoor,et al.  Efficient and secure split manufacturing via obfuscated built-in self-authentication , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[11]  Siddharth Garg,et al.  Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation , 2013, USENIX Security Symposium.

[12]  Jeyavijayan Rajendran,et al.  Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.

[13]  Lawrence T. Pileggi,et al.  Detecting reliability attacks during split fabrication using test-only BEOL stack , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[15]  Nur A. Touba,et al.  Improving logic obfuscation via logic cone analysis , 2015, 2015 16th Latin-American Test Symposium (LATS).

[16]  Ramesh Karri,et al.  On Improving the Security of Logic Locking , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Malgorzata Marek-Sadowska,et al.  Making split-fabrication more secure , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[18]  Jonathan Tse,et al.  Automatic obfuscated cell layout for trusted split-foundry design , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[19]  Ozgur Sinanoglu,et al.  SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[20]  Joseph Zambreno,et al.  Preventing IC Piracy Using Reconfigurable Logic Barriers , 2010, IEEE Design & Test of Computers.

[21]  Xiangyu Zhang,et al.  Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[22]  Dick James,et al.  The state-of-the-art in semiconductor reverse engineering , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[23]  Azadeh Davoodi,et al.  Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits? , 2017, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Ryan Kastner,et al.  A 3-D Split Manufacturing Approach to Trustworthy System Development , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Meng Li,et al.  Provably Secure Camouflaging Strategy for IC Protection , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Ken Mai,et al.  A secure camouflaged threshold voltage defined logic family , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[27]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[28]  Siddharth Garg,et al.  IC Decamouaging:: Reverse Engineering Camouflaged ICs within Minutes. , 2015 .

[29]  Swaroop Ghosh,et al.  A novel threshold voltage defined switch for circuit camouflaging , 2016, 2016 21th IEEE European Test Symposium (ETS).

[30]  Lilian Bossuet,et al.  Survey of hardware protection of design data for integrated circuits and intellectual properties , 2014, IET Comput. Digit. Tech..

[31]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.

[32]  Sarma B. K. Vrudhula,et al.  Digital IP protection using threshold voltage control , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[33]  Jeyavijayan Rajendran,et al.  The cat and mouse in split manufacturing , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[34]  Yier Jin,et al.  Beyond the Interconnections: Split Manufacturing in RF Designs , 2015, Electronics.

[35]  Ankur Srivastava,et al.  Security-Aware Design Flow for 2.5D IC Technology , 2015, TrustED@CCS.

[36]  Franz Franchetti,et al.  Efficient and secure intellectual property (IP) design with split fabrication , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[37]  Jeyavijayan Rajendran,et al.  Is split manufacturing secure? , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).