Vertical Gate-All-Around Nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs

[1]  A. Afzalian,et al.  A High-Performance InAs/GaSb Core-Shell Nanowire Line-Tunneling TFET: An Atomistic Mode-Space NEGF Study , 2018, IEEE Journal of the Electron Devices Society.

[2]  A. Afzalian,et al.  Physics and performances of III–V nanowire broken-gap heterojunction TFETs using an efficient tight-binding mode-space NEGF model enabling million-atom nanowire simulations , 2018, Journal of physics. Condensed matter : an Institute of Physics journal.

[3]  E. Memišević,et al.  InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors , 2017, IEEE Transactions on Electron Devices.

[4]  A. Schenk,et al.  Individual Defects in InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors Operating below 60 mV/decade. , 2017, Nano letters.

[5]  J. D. del Alamo,et al.  Sub-Thermal Subthreshold Characteristics in Top–Down InGaAs/InAs Heterojunction Vertical Nanowire Tunnel FETs , 2017, IEEE Electron Device Letters.

[6]  D. Mocuta,et al.  InGaAs tunnel FET with sub-nanometer EOT and sub-60 mV/dec sub-threshold swing at room temperature , 2016 .

[7]  Y. Yeo,et al.  Scaling perspective for III-V broken gap nanowire TFETs: An atomistic study using a fast tight-binding mode-space NEGF model , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[8]  E. Memišević,et al.  Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mV/decade and Ion = 10 μA/μm for Ioff = 1 nA/μm at Vds = 0.3 V , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[9]  E. Memišević,et al.  Scaling of Vertical InAs–GaSb Nanowire Tunneling Field-Effect Transistors on Si , 2016, IEEE Electron Device Letters.

[10]  Tao Yu,et al.  Quantifying the impact of gate efficiency on switching steepness of quantum-well tunnel-FETs: Experiments, modeling, and design guidelines , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[11]  W. Hsu,et al.  High-k dielectrics on (100) and (110) n-InAs: Physical and electrical characterizations , 2014 .

[12]  Dmitri E. Nikonov,et al.  Energy efficiency comparison of nanowire heterojunction TFET and Si MOSFET at Lg=13nm, including P-TFET and variation considerations , 2013, 2013 IEEE International Electron Devices Meeting.

[13]  Erik Lind,et al.  Combining axial and radial nanowire heterostructures: radial Esaki diodes and tunnel field-effect transistors. , 2013, Nano letters.

[14]  W. Hsu,et al.  InAs hole inversion and bandgap interface state density of 2 x 10(11) cm(-2) eV(-1) at HfO2/InAs interfaces , 2013 .

[15]  A. Seabaugh,et al.  Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μA/μm at VDS = 0.5 V , 2012, 2012 International Electron Devices Meeting.

[16]  T. Fukui,et al.  Steep-slope tunnel field-effect transistors using III–V nanowire/Si heterojunction , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[17]  A. Seabaugh,et al.  AlGaSb/InAs Tunnel Field-Effect Transistor With On-Current of 78 $\mu\hbox{A}/\mu\hbox{m}$ at 0.5 V , 2012, IEEE Electron Device Letters.

[18]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[19]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[20]  Lars Samuelson,et al.  One-dimensional heterostructures in semiconductor nanowhiskers , 2002 .