Code sharing in CPLD-based Moore FSMs

A method of hardware reduction is proposed for logic circuits of Moore FSMs implemented with CPLDs. The method is based on the idea of code sharing. The main difference from already known methods is that the counter increases its content during conditional and unconditional transitions. An example of application of proposed method is given.

[1]  Marian Adamski,et al.  Application of comparability graphs in decomposition of Petri nets , 2014, 2014 7th International Conference on Human System Interactions (HSI).

[2]  Samary Baranov.  Logic Synthesis of Control Automata with Gates , 1994 .

[3]  Alexander Barkalov,et al.  Logic Synthesis for Compositional Microprogram Control Units , 2008, Lecture Notes in Electrical Engineering.

[4]  Adam Opara,et al.  Decomposition-based logic synthesis for PAL-based CPLDs , 2010, Int. J. Appl. Math. Comput. Sci..

[5]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[6]  Alexander Barkalov,et al.  Design of FPGA-Based Moore FMSs with Counters , 2013, PDeS.

[7]  Utz G. Baitinger,et al.  Optimal state chains and state codes in finite state machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Dariusz Kania,et al.  Finite State Machine Logic Synthesis for Complex Programmable Logic Devices , 2013 .

[9]  Dariusz Kania,et al.  Synthesis of finite state machines for CPLDs , 2009, Int. J. Appl. Math. Comput. Sci..

[10]  Anurag Tiwari,et al.  Saving power by mapping finite-state machines into embedded memory blocks in FPGAs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  B. Eschermann,et al.  PLA based finite state machines using Johnson counters as state memories , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[12]  W. Marsden.  I and J , 2012 .

[13]  Samary I. Baranov.  Logic Synthesis for Control Automata , 1994 .

[14]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.

[15]  Alexander Barkalov,et al.  Hardware Reduction in CPLD-Based Moore FSM , 2014, J. Circuits Syst. Comput..

[16]  Alexander Barkalov,et al.  Code sharing in FPGA-based Moore FSMs , 2015 .

[17]  Alexander Barkalov,et al.  Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM , 2007, Int. J. Appl. Math. Comput. Sci..

[18]  A. A. Barkalov.  Principles of logic optimization for a moore microprogrammed automaton , 1998 .

[19]  Wolfgang A. Halang,et al.  Design of microprogrammed controllers to be implemented in FPGAs , 2011, Int. J. Appl. Math. Comput. Sci..

[20]  Ian Grout,et al.  Digital Systems Design with FPGAs and CPLDs , 2008 .