Influence of Inversion Layer on Tunneling Field-Effect Transistors

The influence of inversion layer on tunneling field-effect transistors (TFETs) has been investigated. Simulation results show that drain current (ID) saturation is related to inversion layer formation. Surface channel potential (Ψ) pinning due to the inversion layer formation makes ID less sensitive to the gate voltage. Also, it has been shown that most of inversion carriers of TFETs are thermally injected from the drain. Inversion carriers supplied from the source by band-to-band tunneling are negligible.

[1]  R.V.H. Booth,et al.  Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's , 1987 .

[2]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[3]  S. Sedlmaier,et al.  Vertical tunnel field-effect transistor , 2004, IEEE Transactions on Electron Devices.

[4]  Byung-Gook Park,et al.  A novel biasing scheme for I-MOS (impact-ionization MOS) devices , 2005, IEEE Transactions on Nanotechnology.

[5]  I. Eisele,et al.  A simulation approach to optimize the electrical parameters of a vertical tunnel FET , 2005, IEEE Transactions on Electron Devices.

[6]  C. Hu,et al.  Germanium-source tunnel field effect transistors with record high ION/IOFF , 2006, 2009 Symposium on VLSI Technology.

[7]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[8]  Chun-Huat Heng,et al.  A Variational Approach to the Two-Dimensional Nonlinear Poisson's Equation for the Modeling of Tunneling Transistors , 2008, IEEE Electron Device Letters.

[9]  A.S. Verhulst,et al.  Analytical model for a tunnel field-effect transistor , 2008, MELECON 2008 - The 14th IEEE Mediterranean Electrotechnical Conference.

[10]  T. Mayer,et al.  Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[11]  B. Sorée,et al.  Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor , 2010 .