论文信息 - CMOS SOI technology for WPAN. Application to 60 GHz LNA

CMOS SOI technology for WPAN. Application to 60 GHz LNA

This paper discusses the design of a 60 GHz low noise amplifier (LNA) using a standard low power SOI CMOS process from ST Microelectronics. First, we outline the technology as well as the mm-wave design challenges. Using recent work on coplanar waveguide (CPW) modeling, we describe how it's possible to use parametric, 3D electromagnetic simulation to complete or replace analytical models of on-chip passive devices. A short description of the transistor model is also provided. Finally, we discuss the details of the LNA design and show how the simulation results compare to the measurements.

A. Siligaris | P. Vincent | C. Mounet | B. Reig | A. Michel

[1] A. Siligaris,et al. 130-nm partially depleted SOI MOSFET nonlinear model including the kink effect for linearity properties investigation , 2005, IEEE Transactions on Electron Devices.

[2] A. Siligaris,et al. A new empirical nonlinear model for sub-250 nm channel MOSFET , 2003, IEEE Microwave and Wireless Components Letters.

[3] Ph. Benech,et al. State of the art integrated millimeter wave passive components and circuits in advanced thin SOI CMOS technology on high resistivity substrate , 2005, 2005 IEEE International SOI Conference Proceedings.

[4] A. Siligaris,et al. CPW and discontinuities modeling for circuit design up to 110 GHz in SOI CMOS technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.