Using Hardware Software Codesign for Optimised Implementations of High-Speed and Defence in Depth CAESAR Finalists

In this work, we present five optimised implementations on a Xilinx-Zynq7200 SoC for the high-speed and defence in depth finalists of the CAESAR competition for finding authenticated encryption ciphers. We eliminated the standard interfaces used during the competition. Through optimised interfaces between hardware and software, we were able to get both performance improvements as well as reduction in used programmable logic. The performance of our implementations is comparable to pure hardware implementations, but our implementations are 50% smaller. Compared to pure SW implementations we are 16 times faster. Comparing the different algorithms, we come to the conclusion that Colm allows the fastest implementation.

[1]  Jens-Peter Kaps,et al.  Evaluation of the CAESAR hardware API for lightweight implementations , 2017, 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[2]  John Kelsey,et al.  Third-Round Report of the SHA-3 Cryptographic Hash Algorithm Competition , 2012 .

[3]  Kris Gaj,et al.  CAESAR Hardware API , 2016, IACR Cryptol. ePrint Arch..

[4]  Elaine B. Barker,et al.  Report on the Development of the Advanced Encryption Standard (AES) , 2001, Journal of research of the National Institute of Standards and Technology.

[5]  Bart Preneel,et al.  AEGIS: A Fast Authenticated Encryption Algorithm , 2013, Selected Areas in Cryptography.

[6]  Georg Sigl,et al.  An area-optimized serial implementation of ICEPOLE authenticated encryption schemes , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[7]  Matthew J. B. Robshaw,et al.  New Stream Cipher Designs: The eSTREAM Finalists , 2008 .

[8]  Georg Sigl,et al.  The CAESAR-API in the real world — Towards a fair evaluation of hardware CAESAR candidates , 2018, 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[9]  Kris Gaj,et al.  ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs , 2010, 2010 International Conference on Field Programmable Logic and Applications.