Performance Evaluation of Logic Circuits with 2D Negative-Capacitance FETs Considering the Impact of Spacers