Comparative Analysis of Adiabatic Compressor Circuits for Ultra-low Power DSP Application

In recent years, a plethora of adiabatic logic styles have been published in literature for ultra low power application, but only very few investigate and compare the performances of these adiabatic logic styles. This paper compares and analyzes the performance of transistor based imperative adiabatic logic styles, using 4-2 compressor circuit as a reference. Significant differences in area occupation, energy consumption, operating frequencies are found among the various logic styles. All the simulations are carried out by CADENCE spice spectra in 0.18μm CMOS technology.

[1]  M. Chanda,et al.  Ultra low-power sequential circuit implementation by a Quasi-Static Single phase Adiabatic Dynamic Logic (SPADL) , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[2]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[3]  Lars Svensson,et al.  Adiabatic Charging Without Inductors , 1994 .

[4]  Vojin G. Oklobdzija,et al.  Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[5]  Suhwan Kim,et al.  Single-phase source-coupled adiabatic logic , 1999, ISLPED '99.

[6]  M. Satyam,et al.  Minimization of energy dissipation in glitch free and cascadable adiabatic logic circuits , 2008, TENCON 2008 - 2008 IEEE Region 10 Conference.

[7]  Peng-Jun Wang,et al.  Design of Adiabatic SRAM Based on CTGAL Circuit , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[8]  Kai-Wen Yao,et al.  Analysis and Design of an Efficient Irreversible Energy Recovery Logic in 0.18-$\mu$m CMOS , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  L. Reyneri,et al.  Positive feedback in adiabatic logic , 1996 .

[10]  Thomas F. Knight,et al.  Asymptotically Zero Energy Split-Level Charge Recovery Logic , 1994 .

[11]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[12]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[13]  Jianping Hu,et al.  A Lower-Power Register File Based on Complementary Pass-Transistor Adiabatic Logic , 2005, IEICE Trans. Inf. Syst..

[14]  Michio Yokoyama,et al.  Two-phase Clocked CMOS Adiabatic Logic , 2009 .

[15]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[16]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[17]  Jianping Hu,et al.  Adiabatic CPL Circuits for Sequential Logic Systems , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[18]  Vojin G. Oklobdzija,et al.  Clocked CMOS Adiabatic Logic with Single AC Power Supply , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[19]  Hao Min,et al.  Quasi-static adiabatic logic 2N-2N2P2D family , 2006 .

[20]  Kaushik Roy,et al.  Energy recovery circuits using reversible and partially reversible logic , 1996 .