Robust ESD Protection Design for 40-Gb/s Transceiver in 65-nm CMOS Process

To protect a 40-Gb/s transceiver from electrostatic discharge (ESD) damages, a robust ESD protection design has been proposed and realized in a 65-nm CMOS process. In this paper, diodes are used for ESD protection and inductors are used for high-speed performance fine tuning. Experimental results of the test circuits have been successfully verified, including high-speed performances and ESD robustness. The proposed design has been further applied to a 40-Gb/s current-mode logic (CML) buffer. Verified in silicon chip, the 40-Gb/s CML buffer with the proposed design can achieve good high-speed performance and high ESD robustness.

[1]  K. Narita,et al.  A novel on-chip electrostatic discharge (ESD) protection with common discharge line for high-speed CMOS LSIs , 1997 .

[2]  Ming-Dou Ker,et al.  ESD test methods on integrated circuits: an overview , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[3]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Payam Heydari,et al.  Design of ultrahigh-speed low-voltage CMOS CML buffers and latches , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  B. Razavi,et al.  40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[6]  S. Voldman.  ESD: Physics and Devices , 2004 .

[7]  Ming-Dou Ker,et al.  Decreasing-size distributed ESD protection scheme for broad-band RF circuits , 2005, IEEE Transactions on Microwave Theory and Techniques.

[8]  David J. Allstot,et al.  Analysis of the Bridged T-Coil Circuit Using the Extra-Element Theorem , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Doris Schmitt-Landsiedel,et al.  A 10GHz Broadband Amplifier with Bootstrapped 2kV ESD Protection , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  J.J. Liou,et al.  An Improved Compact Model of Silicon-Controlled Rectifier (SCR) for Electrostatic Discharge (ESD) Applications , 2008, IEEE Transactions on Electron Devices.

[11]  Thomas Toifl,et al.  A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[12]  Steven Thijs,et al.  50-to-67GHz ESD-protected power amplifiers in digital 45nm LP CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  E. Rosenbaum,et al.  Layout Optimization of ESD Protection Diodes for High-Frequency I/Os , 2009, IEEE Transactions on Device and Materials Reliability.

[14]  Chih-Hsing Lin,et al.  A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\mu$m CMOS Technology , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Junjun Li,et al.  Technology scaling of advanced bulk CMOS on-chip ESD protection down to the 32nm node , 2009, 2009 31st EOS/ESD Symposium.

[16]  Ming-Dou Ker,et al.  Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits , 2010, IEEE Transactions on Device and Materials Reliability.

[17]  Elyse Rosenbaum,et al.  ESD protection for high-speed receiver circuits , 2010, 2010 IEEE International Reliability Physics Symposium.

[18]  Jung-Hoon Chun,et al.  ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Jri Lee,et al.  A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[20]  Yu-Wei Chang,et al.  A 10-Gb/s OEIC with Meshed Spatially-Modulated Photo Detector in 0.18-$\mu{\hbox {m}}$ CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[21]  Chun-Yu Lin,et al.  Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies , 2011, IEEE Transactions on Device and Materials Reliability.

[22]  Azita Emami-Neyestanak,et al.  A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication , 2013, IEEE Journal of Solid-State Circuits.

[23]  S. Parthasarathy,et al.  High-Robustness and Low-Capacitance Silicon-Controlled Rectifier for High-Speed I/O ESD Protection , 2013, IEEE Electron Device Letters.

[24]  Amir Amirkhany,et al.  A 0.4-mW/Gb/s Near-Ground Receiver Front-End With Replica Transconductance Termination Calibration for a 16-Gb/s Source-Series Terminated Transceiver , 2013, IEEE Journal of Solid-State Circuits.