MOS varactor modeling with a subcircuit utilizing the BSIM3v3 model

This paper presents a subcircuit model for an MOS varactor based on the BSIM3v3 model suitable for simulator implementation within circuit-design environments. The development of the model and BSIM3v3 model parameter settings are discussed in detail. By varying the length (L) of the device, C/sub MAX//C/sub MIN/ ratios as high as five or minimum quality factors of 21.5 at 2.4 GHz can be achieved using a standard 0.35 /spl mu/m CMOS process. The investigation of different geometries resulted in a tradeoff between capacitance tuning and quality factor. A medium length varactor has been characterized.

[1]  T. Melly,et al.  Design of high-Q varactors for low-power wireless applications using a standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[2]  S. Simon Wong,et al.  Analysis and optimization of accumulation-mode varactor for RF ICs , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3]  Shoou-Jinn Chang,et al.  Scalable RF MIS varactor model , 2001 .

[4]  Shoou-Jinn Chang,et al.  BSIM3v3-based varactor model , 2001 .

[5]  R. Castello,et al.  A metal-oxide-semiconductor varactor , 1999, IEEE Electron Device Letters.

[6]  P. Andreani,et al.  On the use of MOS varactors in RF VCOs , 2000, IEEE Journal of Solid-State Circuits.

[7]  S. Rustagi,et al.  Accumulation mode MOS varactor SPICE model for RFIC applications , 2000 .

[8]  J. Victory,et al.  A time-dependent, surface potential based compact model for MOS capacitors , 2001, IEEE Electron Device Letters.