Hardware trust implications of 3-D integration

3-D circuit-level integration is a chip fabrication technique in which two or more dies are stacked and combined into a single circuit through the use of vertical electroconductive posts. Since the dies may be manufactured separately, 3-D circuit integration offers the option of enhancing a commodity processor with a variety of security functions. This paper examines the 3-D design approach and provides an analysis concluding that the commodity die system need not be independently trustworthy for the system of joined dies to provide certain trustworthy functions. In addition to describing the range of possible security enhancements (such as cryptographic services), we describe the ways in which multiple-die subsystems can depend on each other, and a set of processing abstractions and general design constraints with examples to address these dependencies.

[1]  Ryan Kastner,et al.  Hardware assistance for trustworthy systems through 3-D integration , 2010, ACSAC '10.

[2]  K. Habel,et al.  230 Mbit/s via a wireless visible-light link based on OOK modulation of phosphorescent white LEDs , 2010, 2010 Conference on Optical Fiber Communication (OFC/NFOEC), collocated National Fiber Optic Engineers Conference.

[3]  David A. Umphress,et al.  Information leakage from optical emanations , 2002, TSEC.

[4]  Yuan Xie,et al.  Processor Design in 3D Die-Stacking Technologies , 2007, IEEE Micro.

[5]  Hiroaki Kobayashi,et al.  3D on-chip memory for the vector architecture , 2009, 2009 IEEE International Conference on 3D System Integration.

[6]  Takayasu Sakurai,et al.  A capacitive coupling interface with high sensitivity for wireless wafer testing , 2009, 2009 IEEE International Conference on 3D System Integration.

[7]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[8]  Chita R. Das,et al.  A novel dimensionally-decomposed router for on-chip communication in 3D architectures , 2007, ISCA '07.

[9]  Z. Ghassemlooy,et al.  Orthogonal frequency division multiplexing for indoor optical wireless communications using visible light LEDs , 2008, 2008 6th International Symposium on Communication Systems, Networks and Digital Signal Processing.

[10]  Hsien-Hsin S. Lee,et al.  Architectural evaluation of 3D stacked RRAM caches , 2009, 2009 IEEE International Conference on 3D System Integration.

[11]  Klaus D. Müller-Glaser,et al.  A System Architecture for Reconfigurable Trusted Platforms , 2008, 2008 Design, Automation and Test in Europe.

[12]  Wei-Ming Hu,et al.  Lattice scheduling and covert channels , 1992, Proceedings 1992 IEEE Computer Society Symposium on Research in Security and Privacy.

[13]  Zhenkai Liang,et al.  BitBlaze: A New Approach to Computer Security via Binary Analysis , 2008, ICISS.

[14]  Samuel T. King,et al.  ReVirt: enabling intrusion analysis through virtual-machine logging and replay , 2002, OPSR.

[15]  J. Baliga.  Chips go vertical [3D IC interconnection] , 2004, IEEE Spectrum.

[16]  Roberto Guerrieri,et al.  Chip-to-chip communication based on capacitive coupling , 2009, 2009 IEEE International Conference on 3D System Integration.

[17]  Terry V. Benzel,et al.  Design Principles and Guidelines for Security , 2007 .

[18]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[19]  Jean-Pierre Seifert,et al.  Micro-Architectural Cryptanalysis , 2007, IEEE Security & Privacy.

[20]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[21]  Jonathan M. Smith,et al.  FPGA Viruses , 1999, FPL.

[22]  Frederic T. Chong,et al.  Minos: Control Data Attack Prevention Orthogonal to Memory Model , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).

[23]  Gabriel H. Loh,et al.  3D-Stacked Memory Architectures for Multi-core Processors , 2008, 2008 International Symposium on Computer Architecture.

[24]  Xi Chen,et al.  Delay analysis and design exploration for 3D SRAM , 2009, 2009 IEEE International Conference on 3D System Integration.

[25]  Marcel Demarteau,et al.  Developments of novel vertically integrated pixel sensors in the high energy physics community , 2009, 2009 IEEE International Conference on 3D System Integration.

[26]  Gabriel H. Loh,et al.  Thermal analysis of a 3D die-stacked high-performance microprocessor , 2006, GLSVLSI '06.

[27]  Darren Leigh,et al.  Very Low-Cost Sensing and Communication Using Bidirectional LEDs , 2003, UbiComp.

[28]  Paul D. Franzon,et al.  Technology impact analysis for 3D TCAM , 2009, 2009 IEEE International Conference on 3D System Integration.

[29]  Ying-Hao Kuo,et al.  A 40 GHz Mode Locked Silicon Evanescent Laser , 2007, 2007 4th IEEE International Conference on Group IV Photonics.

[30]  Ali Hajimiri,et al.  A millimeter-wave intra-connect solution , 2010, ISSCC 2010.

[31]  Mitsumasa Koyanagi,et al.  3D integration technology for 3D stacked retinal chip , 2009, 2009 IEEE International Conference on 3D System Integration.

[32]  William A. Arbaugh,et al.  Copilot - a Coprocessor-based Kernel Runtime Integrity Monitor , 2004, USENIX Security Symposium.

[33]  Todd M. Austin,et al.  DIVA: a reliable substrate for deep submicron microarchitecture design , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.

[34]  Kia Bazargan,et al.  A tileable switch module architecture for homogeneous 3D FPGAs , 2009, 2009 IEEE International Conference on 3D System Integration.

[35]  Hiroaki Kobayashi,et al.  Evaluation of fine grain 3-D integrated arithmetic units , 2009, 2009 IEEE International Conference on 3D System Integration.

[36]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[37]  Kazumasa Tanida,et al.  Chip Scale Camera Module (CSCM) using Through-Silicon-Via (TSV) , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[38]  David Zhang,et al.  Secure program execution via dynamic information flow tracking , 2004, ASPLOS XI.

[39]  Kaustav Banerjee,et al.  Introspective 3D chips , 2006, ASPLOS XII.

[40]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.