论文信息 - Verification flow optimization using an automatic coverage driven testing policy

Verification flow optimization using an automatic coverage driven testing policy

SystemC language as well as the verification library going with (SCV), provides a rich set of features for dynamic control and parameterization of the constraints applied to a constrained-random stimulus generator. Besides, the property specification language (PSL) offers facilities for gathering and inspecting functional coverage information. This paper examines how SCV stimulus constraints can be modified dynamically using functional PSL coverage data, with the aim of avoiding the redundancy of stimulus within the regression test suite. In so doing we allow reducing simulation runtime needed to meet planned functional coverage

[1] Janick Bergeron,et al. Writing Testbenches: Functional Verification of HDL Models , 2000 .

[2] Rached Tourki,et al. An automatic ABV methodology enabling PSL assertions across SLD flow for SOCs modeled in SystemC , 2005, Comput. Electr. Eng..

[3] Nikil Dutt,et al. Architecture Description Language driven Functional Test Program Generation for Microprocessors using SMV , 2003 .

[4] Giuseppe Falconeri,et al. Common reusable verification environment for BCA and RTL models , 2005, Design, Automation and Test in Europe.

[5] Martyn A. Ould,et al. Testing in software development , 1987 .

[6] Shmuel Ur,et al. Micro architecture coverage directed generation of test programs , 1999, DAC '99.

[7] Avi Ziv,et al. Coverage directed test generation for functional verification using Bayesian networks , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8] David J. Panzl. Automatic Software Test Drivers , 1978, Computer.