Software and Hardware Enhancement of Arithmetic Coding
暂无分享,去创建一个
[1] Mostafa A. Bassiouni,et al. A VLSI chip for efficient transmission and retrieval of information , 1987, SIGIR '87.
[2] D. Huffman. A Method for the Construction of Minimum-Redundancy Codes , 1952 .
[3] Amar Mukherjee,et al. Introduction to Nmos and Cmos Vlsi Systems Design , 1986 .
[4] R. M. Lea,et al. Text Compression with an Associative Parallel Processor , 1978, Comput. J..
[5] Arie Shoshani,et al. Efficient Access of Compressed Data , 1980, VLDB.
[6] Paula B. Hawthorn,et al. Microprocessor Assisted Tuple Access, Decompression and Assembly for Statistical Database Systems , 1982, VLDB.
[7] Arie Shoshani,et al. A Compression Technique for Large Statistical Data-Bases , 1981, VLDB.
[8] M. Bergman,et al. "Introduction to nMOS and cMOS VLSI Systems Design" by Amar Mukherjee, from: Prentice-Hall, Englewood Cliffs, NJ 07632, U.S.A , 1986, Integr..
[9] Terry A. Welch,et al. A Technique for High-Performance Data Compression , 1984, Computer.
[10] James A. Storer,et al. Parallel algorithms for data compression , 1985, JACM.
[11] Mostafa A. Bassiouni,et al. Double encoding - A technique for reducing storage requirement of text , 1986, Inf. Syst..
[12] Ian H. Witten,et al. Arithmetic coding for data compression , 1987, CACM.