论文信息 - A CMOS Current-Reused Transceiver with Stacked LNA and Mixer for WPAN

A CMOS Current-Reused Transceiver with Stacked LNA and Mixer for WPAN

A low power transceiver is designed in 0.25 mum CMOS technology. Designed transceiver is composed of CMOS PA and low-IF receiver architecture for high integration. To reduce the power dissipation, current-reused topology is used in Rx and up-conversion mixer. And, the simulated power consumption of PA is minimized by optimizing the size of power cells. The power consumptions are 31 mW and 69 mW for Rx and Tx paths, respectively, with 2.5 V supply voltage. Voltage conversion gain of designed receiver is varied from 11.5 to 27.5 dB. Output power is 14.7 dBm with 40 % of PAE at P1dB, and phase noise of QVCO is -122 dBc/Hz@1MHz. These performances are sufficient for WPAN applications such as Zig-Bee and Bluetooth

[1] Mourad N. El-Gamal,et al. Very low-voltage (0.8V) CMOS receiver frontend for 5 GHz RF applications , 2002 .

[2] Asad A. Abidi,et al. A merged CMOS LNA and mixer for a WCDMA receiver , 2003 .

[3] Chul Soon Park,et al. PCS/W-CDMA dual-band MMIC power amplifier with a newly proposed linearizing bias circuit , 2002, IEEE J. Solid State Circuits.

[4] A. Rofougaran,et al. A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5] Chul Soon Park,et al. A Single Transistor-Level Direct-Conversion Mixer for Low-Voltage Low-Power Multi-band Radios , 2005 .

[6] Ji-Hoon Kim,et al. Low Power Low Phase Noise LC Quadrature VCO Topology , 2006, IEICE Trans. Electron..