An overview of configurable computing machines for software radio handsets
暂无分享,去创建一个
Jeffrey H. Reed | Peter M. Athanas | Srikathyayani Srikanteswara | Ramesh Chembil Palat | S. Srikanteswara | R. Palat | P. Athanas
[1] John Wawrzynek,et al. Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[2] Brent E. Nelson,et al. Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing , 1999, FPL.
[3] Jeffrey H. Reed,et al. Soft radio implementations for 3G and future high data rate systems , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).
[4] Carl Ebeling,et al. An Emulator for Exploring RaPiD Configurable Computing Architectures , 2001, FPL.
[5] Henri Bouma,et al. A reconfigurable function array architecture for 3G and 4G wireless terminals , 2002 .
[6] Henry Hoffmann,et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.
[7] Mohsen Darianian,et al. Software radio approach for re-configurable multi-standard radios , 2002, The 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications.
[8] A. Tsai,et al. PipeRench: A virtualized programmable datapath in 0.18 micron technology , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).