Architecture and implementation of a vector MAC unit for complex number
暂无分享,去创建一个
Xin-Lin Huang | Xin Chen | Jun Wu | Yuan Luo | Zhifeng Zhang
[1] Gary Wayne Bewick. Fast Multiplication: Algorithms and Implementations , 1994 .
[2] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .
[3] Neil Burgess. PAPA - packed arithmetic on a prefix adder for multimedia applications , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.
[4] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[5] Ruby B. Lee. Multimedia extensions for general-purpose processors , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.
[6] Charles Roth,et al. A low-power, high-speed implementation of a PowerPC/sup TM/ microprocessor vector extension , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).
[7] Vojin G. Oklobdzija,et al. Multiplexer based adder for media signal processing , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).
[8] Corinna G. Lee,et al. Simple vector microprocessors for multimedia applications , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[9] O. L. Macsorley. High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.
[10] Albert Danysh,et al. Architecture and implementation of a vector/SIMD multiply-accumulate unit , 2005, IEEE Transactions on Computers.