Memristor FPGA IP Core Implementation for Analog and Digital Applications

Exploring the nonlinear dynamics of the memristors is essential to be adequately used in the applications. Realizing memristor on FPGAs as an intellectual property (IP) core offers a flexible platform to realize different models. In the literature, few implementations have been proposed for simple and limited memristor model. In this brief, two discrete and continuous versatile memristor models alongside their FPGA realizations are proposed. These models can generate different pinched hysteric behaviors, such as symmetric, asymmetric pinched hysteresis, and multi-state switching behavior. In addition, the closed form expression for the enclosed area is derived to prove the memristive behavior. The proposed implementations have been successfully synthesized and verified on a Xilinx Nexys4 FPGA with less than 1% utilization and running up to 231 MHz. In order to test the functionality of the proposed cores, a digital implementation for the memrisitive-Chua chaotic circuit is implemented and verified experimentally. The experimental results show a good performance compared with MATLAB simulations and previous works.

[1]  Ahmed G. Radwan,et al.  Simple Floating Voltage-Controlled Memductor Emulator for Analog Applications , 2014 .

[2]  Georgios Ch. Sirakoulis,et al.  Experimental Study of Artificial Neural Networks Using a Digital Memristor Simulator , 2018, IEEE Transactions on Neural Networks and Learning Systems.

[3]  Mohammed Affan Zidan,et al.  On the mathematical modeling of memristors , 2010, 2010 International Conference on Microelectronics.

[4]  Zhigang Zeng,et al.  Passivity Analysis for Memristor-Based Inertial Neural Networks With Discrete and Distributed Delays , 2019, IEEE Transactions on Systems, Man, and Cybernetics: Systems.

[5]  Karlheinz Ochs,et al.  Generic Wave Digital Emulation of Memristive Devices , 2017, ArXiv.

[6]  Esteban Tlelo-Cuautle,et al.  VHDL Descriptions for the FPGA Implementation of PWL-Function-Based Multi-Scroll Chaotic Oscillators , 2016, PloS one.

[7]  José-Cruz Nuñez Pérez,et al.  FPGA realization of multi-scroll chaotic oscillators , 2015, Commun. Nonlinear Sci. Numer. Simul..

[8]  Bharathwaj Muthuswamy,et al.  Implementing Memristor Based Chaotic Circuits , 2010, Int. J. Bifurc. Chaos.

[9]  Dandan Bai,et al.  Digital model of TiO2 memristor for field-programmable gate array , 2014 .

[10]  John Paul Strachan,et al.  Chaotic dynamics in nanoscale NbO2 Mott memristors for analogue computing , 2017, Nature.

[11]  DALIBOR BIOLEK,et al.  Passive Fully Floating Emulator of Memristive Device for Laboratory Experiments , 2015 .

[12]  Luigi Fortuna,et al.  A chaotic circuit based on Hewlett-Packard memristor. , 2012, Chaos.

[13]  Masud H. Chowdhury,et al.  Electrical Nonlinearity Emulation Technique for Current-Controlled Memristive Devices , 2017, IEEE Access.

[14]  Mohammed E. Fouda,et al.  On the Mathematical Modeling of Memristor, Memcapacitor, and Meminductor , 2015 .

[15]  Haibing Hu,et al.  Design and Implementation of Three-Level Space Vector PWM IP Core for FPGAs , 2007, IEEE Transactions on Power Electronics.

[16]  Yiran Chen,et al.  Memristor Crossbar-Based Neuromorphic Computing System: A Case Study , 2014, IEEE Transactions on Neural Networks and Learning Systems.

[17]  Hao Jiang,et al.  Harmonica: A Framework of Heterogeneous Computing Systems With Memristor-Based Neuromorphic Computing Accelerators , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  J. Yang,et al.  Anatomy of a Nanoscale Conduction Channel Reveals the Mechanism of a High‐Performance Memristor , 2011, Advanced materials.

[19]  Georgios Ch. Sirakoulis,et al.  A Digital Memristor Emulator for FPGA-Based Artificial Neural Networks , 2016, 2016 1st IEEE International Verification and Security Workshop (IVSW).

[20]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[21]  Ahmed Gomaa Radwan,et al.  Conditions and Emulation of Double Pinch-off Points in Fractional-order Memristor , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[22]  Domenic Forte,et al.  Memristor PUF—A Security Primitive: Theory and Experiment , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[23]  Chunhua Wang,et al.  A new simple chaotic circuit based on memristor and meminductor , 2016, The European Physical Journal Plus.

[24]  Adrian Stoica,et al.  A customizable FPGA IP core implementation of a general purpose Genetic Algorithm engine , 2010, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[25]  Mohamed E. Fouda,et al.  A simple MOS realization of current controlled memristor emulator , 2013, 2013 25th International Conference on Microelectronics (ICM).

[26]  Masud H. Chowdhury,et al.  Memristor emulator based on practical current controlled model , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[27]  Ahmed S. Elwakil,et al.  A Simple Model of Double-Loop Hysteresis Behavior in Memristive Elements , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Massimiliano Di Ventra,et al.  Experimental demonstration of associative memory with memristive neural networks , 2009, Neural Networks.