A MOS translinear cell-based configurable block for current-mode analog signal processing

This paper, proposes a low-voltage/power, high-speed configurable analog block (CAB) for current-mode nonlinear computation. A novel MOS translinear cell (MTC), two local switch networks and PMOS-NMOS arrays are the basic building blocks of the proposed CAB. This MTC consists of two overlapped translinear loops using the MOS transistors operating in weak inversion region. The proposed CAB is capable to implement such current-mode analog computational processors as one- and four-quadrant multipliers, one- and two-quadrant dividers, squarer, full-wave rectifier (absolute-value), RMS to DC converter and much other. Post-layout plus Monte Carlo simulations of the proposed design with 0.18 µm (level-49 parameters) TSMC technology is performed that prove its superiority over some other advanced works and robustness against process, voltage and temperature variations. This superb feature plus many others, mostly, are due to the precise multilateral analysis and optimal compensate of mismatches and second order effects of the proposed circuit that led to proper selection of devices sizes and deliberate arrangement of the layout.

[1]  Paul E. Hasler,et al.  A MITE-Based Translinear FPAA , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Abdollah Khoei,et al.  CMOS design of a four-quadrant multiplier based on a novel squarer circuit , 2014 .

[3]  Christofer Toumazou,et al.  Analogue IC design : the current-mode approach , 1993 .

[4]  M. Valle,et al.  A novel current-mode very low power analog CMOS four quadrant multiplier , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[5]  Muhammad Taher Abuelma'atti,et al.  A CMOS Analog Cell and its applications in analog signal processing , 2006 .

[6]  Costas Psychalinos,et al.  Ultra-low voltage CMOS current-mode four-quadrant multiplier , 2014 .

[7]  Seyed Javad Azhari,et al.  A simple low-power high-speed CMOS four-quadrant current multiplier , 2016, 2016 24th Iranian Conference on Electrical Engineering (ICEE).

[8]  Antonio J. López-Martín,et al.  Current-Mode Multiplier/Divider Circuits Based on the MOS Translinear Principle , 2001 .

[9]  Muhammad Taher Abuelma'atti,et al.  A Low Voltage and Low Power Current-Mode Analog Computational Circuit , 2013, Circuits Syst. Signal Process..

[10]  Hamed Sajjadi-Kia.  An analog cell and its applications in analog signal processing , 2011 .

[11]  E. Seevinck,et al.  CMOS translinear circuits for minimum supply voltage , 2000 .

[12]  Cheng-Chieh Chang,et al.  Current-mode full-wave rectifier and vector summation circuit , 2000 .

[13]  Iluminada Baturone,et al.  Extending the functionality of a flexible current-mode CMOS circuit , 1995 .

[14]  Jordi Madrenas,et al.  A Translinear, Log-Domain FPAA on Standard CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[15]  Remco J. Wiegerink,et al.  Generalized translinear circuit principle , 1991 .

[16]  Mostafa Shaterian,et al.  MTL‐based implementation of current‐mode CMOS RMS‐to‐DC converters , 2015, Int. J. Circuit Theory Appl..

[17]  Jianli Xing,et al.  MOS translinear principle based analog four-quadrant multiplier , 2012, Anti-counterfeiting, Security, and Identification.

[18]  M. T. Abuelma'atti,et al.  A novel current-mode ultra low power analog CMOS four quadrant multiplier , 2012, 2012 International Conference on Computer and Communication Engineering (ICCCE).

[19]  Muhammad Taher Abuelma'atti,et al.  An improved universal CMOS current-mode analogue function synthesiser , 2008 .

[20]  Munir A. AL-Absi,et al.  A CMOS current-mode squaring circuit free of error resulting from carrier mobility reduction , 2014 .

[21]  A. Khoei,et al.  A Novel Current-Mode Micropower Four Quadrant CMOS Analog Multiplier/Divider , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[22]  Kobchai Dejhan,et al.  Versatile analog squarer and multiplier free from body effect , 2012 .

[23]  Mostafa Shaterian,et al.  An MTL-Based Configurable Block for Current-Mode Nonlinear Analog Computation , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Tayebeh Ghanavati Nejad,et al.  A New Two-Quadrant Squarer/Divider Circuit for true RMS-to-DC converters in MOS technology , 2012 .

[25]  Yasha Karimi,et al.  A low power configurable analogue block , 2011, 2011 19th Iranian Conference on Electrical Engineering.

[26]  Shahram Minaei,et al.  New Squarer Circuits and a Current-Mode Full-Wave Rectifier Topology Suitable for Integration , 2010 .

[27]  Zheng Tang,et al.  Four-quadrant CMOS current-mode multiplier independent of device parameters , 2000 .

[28]  Cosmin Popa,et al.  Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  Jong-Kug Seon,et al.  Design and application of precise analog computational circuits , 1999 .

[30]  Eric A. Vittoz,et al.  Analog VLSI signal processing: Why, where, and how? , 1994, J. VLSI Signal Process..

[31]  Maneesha Gupta,et al.  Low-voltage FGMOS squarer/divider-based analog building blocks , 2015 .

[32]  Hiroki Tamura,et al.  High-linear four-quadrant multiplier based on MOS weak-inversion region translinear principle with adaptive bias technique , 2011, TENCON 2011 - 2011 IEEE Region 10 Conference.

[33]  Kwabena Boahen,et al.  Translinear circuits in subthreshold MOS , 1996 .