A 64-channel neuron recording system

This paper presents a fully integrated low-power neuron recording front-end system in TSMC 65nm 1p6m CMOS technology. The proposed system is comprised of two recording modules, each containing 32 recording channels with tunable bandwidth and gain, a 32-to-1 multiplexer, one differential successive approximation register (SAR) analog-to-digital converter (ADC) with programmable sampling rate on each channel, and a digital control module to govern the signal digitization as well as to encode and serialize the digitized neuron signal from two ADCs. The recording amplifier presents a low power and low noise merits of 6 μW and input-referred noise of 3.8 μVrms. The ADC digitizes the neural signal at a sampling rate of 40kS/s with 9-bit resolution. The overall power consumption of the entire system is 2.56mW and occupies an area of 3×4mm2.

[1]  Rahul Sarpeshkar,et al.  An Energy-Efficient Micropower Neural Recording Amplifier , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[2]  Miguel A. L. Nicolelis,et al.  Actions from thoughts , 2001, Nature.

[3]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[4]  A. Thanachayanont,et al.  Low-voltage wideband compact CMOS variable gain amplifier , 2005 .

[5]  Jan M. Rabaey,et al.  A 0.013mm2 5μW DC-coupled neural signal acquisition IC with 0.5V supply , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  Jeffrey D. Schall,et al.  Review of signal distortion through metal microelectrode recording circuits and filters , 2008, Journal of Neuroscience Methods.

[7]  Mohsen Mollazadeh,et al.  Micropower CMOS Integrated Low-Noise Amplification, Filtering, and Digitization of Multimodal Neuropotentials , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[8]  Miguel A L Nicolelis,et al.  Controlling robots with the mind. , 2002, Scientific American.

[9]  L. Ratti,et al.  Impact of gate-leakage current noise in sub-100 nm CMOS front-end electronics , 2007, 2007 IEEE Nuclear Science Symposium Conference Record.

[10]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .