Geometry optimization of TMR current sensors for on-chip IC testing
暂无分享,去创建一个
H. Boeve | K. Le Phan | F. Vanhelmont | T. Ikkink | W. Talen
[1] Anita Fink,et al. Picotesla Field Sensor Design Using Spin Dependent Tunneling Devices , 1998, 7th Joint MMM-Intermag Conference. Abstracts (Cat. No.98CH36275).
[2] Michael S. Hsiao,et al. Spectrum-based BIST in complex SOCs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[3] R. Rajsuman,et al. Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.
[4] Jon M. Slaughter,et al. Magnetoresistive random access memory using magnetic tunnel junctions , 2003, Proc. IEEE.
[5] B. Kup,et al. Power pin testing: making the test coverage complete , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).