Simulation Study of Novel Very-Shallow-Trench-Isolation Vertical Bipolar Transistors on PD SOI
暂无分享,去创建一个
[1] J. Delgado,et al. UHF-1: a high speed complementary bipolar analog process on SOI , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.
[2] Tak H. Ning,et al. Why BiCMOS and SOI BiCMOS , 2002 .
[3] E.W. Greeneich,et al. Vertical n-p-n bipolar transistors fabricated on buried oxide SOI , 1984, IEEE Electron Device Letters.
[4] Wai Tung Ng,et al. Novel ultra-low power RF Lateral BJT on SOI-CMOS compatible substrate , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.
[5] Chenming Hu,et al. A versatile, SOI BiCMOS technology with complementary lateral BJT's , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[6] S. Tamura,et al. Lateral high-speed bipolar transistors on SOI for RF SoC applications , 2005, IEEE Transactions on Electron Devices.
[7] Tak H. Ning,et al. A simulation study on thin SOI bipolar transistors with fully or partially depleted collector , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.
[8] Jin Cai,et al. Bipolar transistors on thin SOI: concept, status and prospect , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[9] Lawrence E. Larson,et al. Device and technology requirements for next generation communications systems , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[10] Y. Taur,et al. A novel high-performance lateral bipolar on SOI , 1991, International Electron Devices Meeting 1991 [Technical Digest].