Area and Speed Oriented Implementations of Asynchronous Logic Operating under Strong Constraints

Asynchronous circuit implementations operating under strong constraints (DIMS, Direct Logic, some of NCL gates, etc.) are attractive due to: 1) regularity, 2) combined implementation of the functional and completion detection logics, what simplifies the design process, 3) circuit output latency is based on the actual gate delays of the unbounded nature, 4) absence of additional synchronization chains (even of a local nature). However, the area and speed penalty is rather high. In contrast to the state-of-the-art approaches, where simple (NAND, NOR, etc.) 2 input gates are used, we propose a synthesis method based on complex nodes, i.e., nodes implementing any function of an arbitrary number of inputs. Synchronous synthesis procedures may be freely adopted for this purpose. Numerous experiments on standard benchmarks were performed and the efficiency of the proposed complex gate based method is clearly shown. DIMS and Direct Logic based asynchronous designs are considered in the paper.

[1]  David S. Kung.  Hazard-non-increasing gate-level optimization algorithms , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[2]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[3]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[4]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[5]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[6]  Ross Smith,et al.  Asynchronous design using commercial HDL synthesis tools , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[7]  Jens Sparsø,et al.  Design of delay insensitive circuits using multi-ring structures , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[8]  Luciano Lavagno,et al.  Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Alex Kondratyev,et al.  Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..

[10]  David S. Kung.  Hazard-non-increasing gate-level optimization algorithms , 1992, ICCAD.

[11]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[12]  Peter A. Beerel,et al.  Optimizing average-case delay in technology mapping of burst-mode circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[13]  David L. Dill,et al.  Exact two-level minimization of hazard-free logic with multiple-input changes , 1992, ICCAD.

[14]  Jia Di,et al.  Designing Asynchronous Circuits using NULL Convention Logic (NCL) , 2009, Designing Asynchronous Circuits using NULL Convention Logic.

[15]  Doug A. Edwards,et al.  Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[16]  KondratyevAlex,et al.  Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002 .

[17]  William J. Dally,et al.  Digital systems engineering , 1998 .

[18]  Giovanni De Micheli,et al.  Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs , 1993, 30th ACM/IEEE Design Automation Conference.

[19]  Mohamed I. Elmasry,et al.  Modeling and comparing CMOS implementations of the C-element , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Laurent Fesquet,et al.  Implementing Asynchronous Circuits on LUT Based FPGAs , 2002, FPL.

[21]  Luciano Lavagno,et al.  Coping with the variability of combinational logic delays , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[22]  Igor Lemberski,et al.  Multi-Level Implementation of Asynchronous Logic Using Two-Level Nodes , 2009 .