Efficient Circuit Structure Analysis for Automatic Behavioral Model Generation in Mixed-Signal System Simulation
暂无分享,去创建一个
Jing-Yang Jou | Juinn-Dar Huang | Ling-Yen Song | Yu-Lan Lo | Yu-Kang Lou | Ching-Ho Lin | Chien-Nan Liu | Meng-Jung Lee | Jing-Yang Jou | Ling-Yen Song | Yu-Kang Lou | Ching-Ho Lin | C. Liu | Juinn-Dar Huang | Meng-Jung Lee | Yu-Lan Lo
[1] Julian R. Ullmann,et al. An Algorithm for Subgraph Isomorphism , 1976, J. ACM.
[2] Francisco V. Fernández,et al. Efficient symbolic computation of approximated small-signal characteristics of analog integrated circuits , 1995, IEEE J. Solid State Circuits.
[3] Yun Seop Yu,et al. Macro-Modeling of Single Electron Transistors for Efficient Circuit Simulation , 1998 .
[4] John P. Hayes,et al. Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..
[5] Horst Bunke,et al. Efficient Subgraph Isomorphism Detection: A Decomposition Approach , 2000, IEEE Trans. Knowl. Data Eng..
[6] Jacob K. White,et al. A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[7] Nikolaos G. Bourbakis,et al. A knowledge-based expert system for automatic visual VLSI reverse-engineering: VLSI layout version , 2002, IEEE Trans. Syst. Man Cybern. Part A.
[8] Andrea Baschirotto,et al. Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .
[9] Alper Demir,et al. A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Nikolay Rubanov,et al. SubIslands: the probabilistic match assignment algorithm for subcircuit recognition , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Nikolay Rubanov,et al. A High-Performance Subcircuit Recognition Method Based on the Nonlinear Graph Optimization , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Ulf Schlichtmann,et al. The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Alex Doboli,et al. Structural Macromodeling of Analog Circuits Through Model Decoupling and Transformation , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] F. Najm. Solution of Linear Algebraic Circuit Equations , 2010 .
[15] Dirk Gorissen,et al. Surrogate Modeling of RF Circuit Blocks , 2010 .
[16] Kun Lu,et al. Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Dharmendar Boolchandani,et al. Reliability-Aware Support Vector Machine-Based High-Level Surrogate Model for Analog Circuits , 2015, IEEE Transactions on Device and Materials Reliability.
[18] Ahmed Fahmy,et al. An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Ahmed Fahmy,et al. A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[20] Deog-Kyoon Jeong,et al. A 0.5-V Fully Synthesizable SAR ADC for On-Chip Distributed Waveform Monitors , 2019, IEEE Access.
[21] Franco Fummi,et al. Automatic Generation of Analog/Mixed Signal Virtual Platforms for Smart Systems , 2020, IEEE Transactions on Computers.
[22] Massimo Alioto,et al. Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation , 2020, IEEE Access.
[23] Massimo Alioto,et al. Rail-to-Rail Dynamic Voltage Comparator Scalable Down to pW-Range Power and 0.15-V Supply , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.