Asynchronous Parallel Algorithms for Test Set Partitioned Fault Simulation

We propose two new asynchronous parallel algorithms for test set partitioned fault simulation. The algorithms are based on a new two-stage approach to parallelizing fault simulation for sequential VLSI circuits in which the test set is partitioned among the available processors. These algorithms provide the same result as the previous synchronous two stage approach. However, due to the dynamic characteristics of these algorithms and due to the fact that there is very minimal redundant work, they run faster than the previous synchronous approach. A theoretical analysis comparing the various algorithms is also given to provide an insight into these algorithms. The implementations were done in MPI and are therefore portable to many parallel platforms. Results are shown for a shared memory multiprocessor.

[1]  Elizabeth M. Rudnick,et al.  Overcoming the serial logic simulation bottleneck in parallel fault simulation , 1997, Proceedings Tenth International Conference on VLSI Design.

[2]  Elizabeth M. Rudnick,et al.  SPITFIRE: scalable parallel algorithms for test set partitioned fault simulation , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  K.-T. Cheng,et al.  Fault simulation in a pipelined multiprocessor system , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[4]  Michael S. Hsiao,et al.  Automatic test generation using genetically-engineered distinguishing sequences , 1996, Proceedings of 14th VLSI Test Symposium.

[5]  Janak H. Patel,et al.  Parallel test generation for sequential circuits on general-purpose multiprocessors , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  Prithviraj Banerjee.  Parallel algorithms for VLSI computer-aided design , 1994 .

[7]  Soumitra Bose,et al.  Concurrent fault simulation of logic gates and memory blocks on message passing multicomputers , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[8]  Minesh B. Amin,et al.  Zamlog: a parallel algorithm for fault simulation based on Zambezi , 1996, Proceedings of International Conference on Computer Aided Design.

[9]  Minesh B. Amin,et al.  ZAMBEZI: a parallel pattern parallel fault sequential circuit fault simulator , 1996, Proceedings of 14th VLSI Test Symposium.

[10]  William Gropp,et al.  Skjellum using mpi: portable parallel programming with the message-passing interface , 1994 .

[11]  Janak H. Patel,et al.  A parallel algorithm for fault simulation based on PROOFS , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.