Investigation of retention behavior for 3D charge trapping NAND flash memory by 2D self-consistent simulation

This paper presents a comprehensive investigation on retention behavior for three-dimensional charge trapping NAND flash memory by two-dimensional self-consistent simulation. Major physical mechanisms, including tunneling, charge trapping and de-trapping process as well as drift-diffusion have been incorporated into the simulator. The developed simulator is able to describe the charge transport along the bitline and in vertical direction in the memory structure. This work aims to help to design and optimize three-dimensional stackable CT-NAND architectures.

[1]  Yoondong Park,et al.  Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage , 2006, 2009 Symposium on VLSI Technology.

[2]  Siyoung Choi,et al.  Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (Solid State Drive) , 2006, 2009 Symposium on VLSI Technology.

[3]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[4]  Gang Du,et al.  Two-dimensional self-consistent simulation on program/retention operation of charge trapping memory , 2014, 2014 International Workshop on Computational Electronics (IWCE).

[5]  E. Vianello,et al.  Impact of the charge transport in the conduction band on the retention of Si-nitride based memories , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[6]  Christian Monzio Compagnoni,et al.  Three-Dimensional Simulation of Charge-Trap Memory Programming—Part I: Average Behavior , 2011, IEEE Transactions on Electron Devices.

[7]  L. Larcher,et al.  Modeling TANOS Memory Program Transients to Investigate Charge-Trapping Dynamics , 2009, IEEE Electron Device Letters.

[8]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[9]  Andrea Padovani,et al.  A novel algorithm for the solution of charge transport equations in MANOS devices including charge trapping in alumina and temperature effects , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.