A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier

The authors present two developments for DRAM voltage limiters: a precise internal-voltage generator composed of a PMOS threshold-voltage-difference generator and a tunable voltage-up converter with fuse trimming; and a stabilized driver composed of a feedback amplifier with compensation for a time-dependent load. These circuits provide a voltage not susceptible to the supply-voltage and substrate-voltage bouncings, temperature variation, and threshold-voltage deviation due to the process fluctuation, while maintaining CMOS-DRAM process compatibility. Moreover, feedback-loop stability and frequency response are maintained by ensuring a phase margin of 55° at a unity-gain frequency of 10 MHz using compensation through zero insertion. Implementation of these new circuits in a 16-Mb CMOS DRAM is reported

[1]  Kiyoo Itoh,et al.  A 1-Mbit BiCMOS DRAM using Temperature Compensation Circuit Techniques , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[2]  T. Ohsawa,et al.  A new on-chip converter for submicrometer high-density DRAMs , 1987 .

[3]  Masahide Takada,et al.  A 4-Mbit DRAM with half-internal-voltage bit-line precharge , 1986 .

[4]  Soo-In Cho,et al.  An experimental 16-Mbit DRAM with reduced peak-current noise , 1989 .

[5]  R.A. Blauschild,et al.  A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[6]  S. Watanabe,et al.  A 45 ns 16 Mb DRAM with triple-well structure , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[7]  R. Izawa,et al.  A 1.5 V circuit technology for 64 Mb DRAMs , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[8]  H.J. Oguey,et al.  MOS voltage reference based on polysilicon gate work function difference , 1979, IEEE Journal of Solid-State Circuits.

[9]  Kiyoo Itoh,et al.  Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM , 1988 .

[10]  K. Itoh,et al.  An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.