Test of RAM-based FPGA: methodology and application to the interconnect
暂无分享,去创建一个
[1] W. Kent Fuchs,et al. Optimal interconnect diagnosis of wiring networks , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[2] Fabrizio Lombardi,et al. On the diagnosis of programmable interconnect systems: Theory and application , 1996, Proceedings of 14th VLSI Test Symposium.
[3] Wu-Tung Cheng,et al. Diagnosis for wiring interconnects , 1990, Proceedings. International Test Conference 1990.
[4] Prabhakar Goel,et al. Electronic Chip-In-Place Test , 1982, DAC 1982.
[5] Fabrizio Lombardi,et al. A new diagnosis approach for short faults in interconnects , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[6] William H. Kautz,et al. Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.
[7] William P. Marnane,et al. Incoming inspection of FPGA's , 1993, Proceedings ETC 93 Third European Test Conference.
[8] Fabrizio Lombardi,et al. An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.
[9] Hideo Fujiwara,et al. Universal test complexity of field-programmable gate arrays , 1995, Proceedings of the Fourth Asian Test Symposium.
[10] Fabrizio Lombardi,et al. Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[11] Tong Liu,et al. Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[12] W. R. Moore,et al. Testing interconnects: a pin adjacency approach , 1993, Proceedings ETC 93 Third European Test Conference.
[13] Tong Liu,et al. Diagnosis of interconnects and FPICs using a structured walking-1 approach , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[14] Ping Chen,et al. Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[15] Najmi T. Jarwala,et al. A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[16] Michael Hermann,et al. Fault Modeling and Test Generation for FPGAs , 1994, FPL.
[17] Michael Nicolaidis,et al. A Test Methodology Applied to Cellular Logic Programmable Gate Arrays , 1994, FPL.
[18] Vinod K. Agarwal,et al. Testing and diagnosis of interconnects using boundary scan architecture , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.