A Case for Heterogeneous Technology-Mapping: Soft Versus Hard Multiplexers

Lookup table-based FPGAs offer flexibility but compromise on performance, as compared to custom CMOS implementations. This paper explores the idea of minimising this performance gap by using fixed, fine-grained, nonprogrammable logic structures in place of lookup tables (LUTs). Functions previously mapped onto LUTs can now be diverted to these structures, resulting in reduced LUT usage and higher operating speed. This paper presents a generic heterogeneous technology-mapping scheme for segregating LUTs and hard logic blocks. For the proof-of-concept, we choose to isolate multiplexers present in most general-purpose circuits. These multiplexers are mapped onto hard blocks of multiplexers that are present in existing commercial FPGA fabrics, but often unused. Since the hard multiplexers are already present, there is no additional performance or area penalty. Using this approach, an average reduction in LUT usage of 16% and an average speedup of 8% has been observed for the VTR benchmarks as compared to the LUTs-only implementation.

[1]  Yu Hu,et al.  Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[2]  Jason Cong,et al.  Technology mapping and architecture evalution for k/m-macrocell-based FPGAs , 2005, TODE.

[3]  Qiang Wang,et al.  Area-efficient FPGA logic elements: Architecture and synthesis , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[4]  Paul Metzgen,et al.  Multiplexer restructuring for FPGA implementation cost reduction , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Vaughn Betz,et al.  Comparing FPGA vs. custom cmos and the impact on processor microarchitecture , 2011, FPGA '11.

[6]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Kenneth B. Kent,et al.  The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[8]  G. Palumbo,et al.  Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.