Correlation between Cu microstructure and TSV Cu pumping

Cu pumping is the irreversible extrusion of Cu from Cu-filled through-silicon vias (TSVs) exposed to high temperatures during back-end of line (BEOL) processing. The distribution of Cu pumping values over the TSVs of a single wafer has a large intrinsic spread. As potential BEOL reliability issues due to Cu pumping will first occur at the highest pumping TSVs, they can be mitigated if the fundamental cause for this large intrinsic spread is known and under control. This paper describes a clear correlation between Cu pumping and TSV Cu microstructure based on the grain size at the top of 5×50 μm TSV, disregarding twin boundaries. For the mitigation of TSV Cu pumping the ideal microstructure was shown to consist of a single grain spanning the whole TSV cross section, bringing down the highest measured Cu pumping value from 248 nm to 73 nm. This effect was attributed to the absence of rapid diffusion paths and grain boundary sliding ability.

[1]  R. Mehl,et al.  Grain boundary diffusion mechanisms in metals , 1982 .

[2]  M. Ashby,et al.  Deformation-Mechanism Maps: The Plasticity and Creep of Metals and Ceramics , 1982 .

[3]  R. Balluffi.  Grain boundary diffusion mechanisms in metals , 1992 .

[4]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[5]  P. Soussan,et al.  Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.

[6]  Bart Vandevelde,et al.  Elimination Of The Axial Deformation Problem Of Cu-TSV In 3D Integration , 2010 .

[7]  Chukwudi Okoro,et al.  Thermo-Mechanical Characterization of Copper Through-Silicon-Via Interconnect for 3D Chip Stacking (Thermo-mechanische karakterisatie van koper via interconnecties doorheen silicium voor 3D opeenstapeling van chips) , 2010 .

[8]  Bart Vandevelde,et al.  Cu pumping in TSVs: Effect of pre-CMP thermal budget , 2011, Microelectron. Reliab..

[9]  F. Che,et al.  Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.

[10]  M. Kunz,et al.  Plasticity mechanism for copper extrusion in through-silicon vias for three-dimensional interconnects , 2013 .

[11]  E. Beyne,et al.  Impact of post-plating anneal and through-silicon via dimensions on Cu pumping , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.