A Review on Performance Evaluation of Different Low Power SRAM Cells in Nano-Scale Era

The growing demand of Internet of things based portable gadgets motivate to develop low power static random access memory (SRAM) cell. It occupies large portion in modern system on chip devices. In this context, a detailed review on various SRAM cell topologies has been performed which includes comparative analysis of design parameters and challenges. To perform the comparative analysis, considered SRAM cell topologies are simulated with cadence virtuoso IC6.1.5-64b at 45 nm generic process design kit technology file. It is worthy to notice that 9T SRAM cell has highest value of read stability among considered cells. It is attributed to use of differential read decoupled structure. The 7T SRAM cell has highest value of write ability among considered cells. It is observed that 8T SRAM cell has lowest read power dissipation among considered cells. It happens due to the use of stack transistor in read path of the cell. The lowest value of read access time is also observed in 8T SRAM cell among considered SRAM cells. It is 1.82 $$\times$$ higher as compared to conventional 6T SRAM cell. Further, the write access time of 9T SRAM cell is lowest among considered cells. This is 1.41 $$\times$$ less as compared to conventional 6T SRAM cell. Static noise per unit area to power delay product ratio (SAPR) is used to evaluate the overall performance of considered SRAM topologies. It is observed that 8T SRAM cell has the highest value of SAPR among considered SRAM cells. It is 1.91 $$\times$$ as compared to conventional 6T SRAM cell. All the comparison has been done at 1.0 V supply voltage.

[1]  Jinhui Chen,et al.  Maximum - Ultra-low voltage circuit design in the presence of variations , 2006, IEEE Circuits and Devices Magazine.

[2]  Sakti Prasad Ghoshal,et al.  READ STABILITY AND POWER ANALYSIS OF A PROPOSED NOVEL 8 TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL IN 45 NM TECHNOLOGY , 2014 .

[3]  Mohd. Hasan,et al.  Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis , 2018, IEEE Transactions on Device and Materials Reliability.

[4]  Behzad Ebrahimi,et al.  A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..

[5]  S. Burns,et al.  An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[6]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[8]  Gaurav Saini,et al.  Stacked keeper with body bias: A new approach to reduce leakage power for low power VLSI design , 2014, 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies.

[9]  Neeta Pandey,et al.  Pentavariate $V_{\mathrm{min}}$ Analysis of a Subthreshold 10T SRAM Bit Cell With Variation Tolerant Write and Divided Bit-Line Read , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Jinn-Shyan Wang,et al.  A 0.2 V 32-Kb 10T SRAM With 41 nW Standby Power for IoT Applications , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Vinay Tomar,et al.  Design of a Stable Low Power 11-T Static Random Access Memory Cell , 2020, J. Circuits Syst. Comput..

[12]  Alexander Fish,et al.  A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  L.T. Clark,et al.  An Ultra-Low-Power Memory With a Subthreshold Power Supply Voltage , 2006, IEEE Journal of Solid-State Circuits.

[14]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Wing-Hung Ki,et al.  A highly stable reliable SRAM cell design for low power applications , 2020 .

[16]  C. B. Kushwah,et al.  A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Himanshu Banga,et al.  Single bit-line 10T SRAM cell for low power and high SNM , 2017, 2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE).

[19]  Manish Shrivastava,et al.  Low power schmitt trigger based sram using 32nm finfet devices , 2018 .

[20]  B. S. Kariyappa,et al.  Single bit-line 7T SRAM cell for low power and high SNM , 2013, 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s).

[21]  Ching-Te Chuang,et al.  High-performance SRAM in nanoscale CMOS: Design challenges and techniques , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.

[22]  Yong Li,et al.  Differential-read 8T SRAM cell with tunable access and pull-down transistors , 2012 .

[23]  Jun-Cheol Park,et al.  Sleepy Stack Leakage Reduction , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Anubhav Sinha,et al.  Design of a Stable Read-Decoupled 6T SRAM Cell at 16-Nm Technology Node , 2015, 2015 IEEE International Conference on Computational Intelligence & Communication Technology.

[25]  H. Pilo,et al.  An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.

[26]  Neeta Pandey,et al.  A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability , 2020, Microelectron. J..

[27]  Balraj Singh,et al.  Comparative Analysis of Standard 9T SRAM with the Proposed Low-Power 9T SRAM , 2018, Lecture Notes in Electrical Engineering.

[28]  Soumitra Pal,et al.  Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications , 2019, IET Circuits Devices Syst..

[29]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[30]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[31]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[32]  Rajiv V. Joshi,et al.  A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  K. David Solomon Raj,et al.  Sleepy Keeper Approach for Power Performance Tuning in VLSI Design , 2013 .

[34]  Dhiraj K. Pradhan,et al.  Robust SRAM Designs and Analysis , 2012 .

[35]  S. Chouhan,et al.  A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications , 2018, Analog Integrated Circuits and Signal Processing.

[36]  Benton H. Calhoun,et al.  Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  Sied Mehdi Fakhraie,et al.  An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs , 2014, IEEE Transactions on Electron Devices.

[38]  Neeta Pandey,et al.  A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[39]  Kavita Khare,et al.  A Novel Approach for Leakage Power Reduction Techniques in 65nm Technologies , 2014 .

[40]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[41]  Jongsun Park,et al.  Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[42]  Hidehiro Fujiwara,et al.  A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.