ASIC design of signed and unsigned multipliers using compressors

Arithmetic operations are becoming a bigger concern in the digital system for applications like ALU (Arithmetic and Logic Unit) and DSP (Digital Signal Processing). Our work focuses on novel 4-2 and 5-2 Compressors(CM) applied in multiplication architectures such as Unsigned Wallace tree multiplier, Vedic mathematics using Urdhva Triyakbyam sutra, and Signed Baugh-Wooley Wallace tree multiplier, Signed Booth with Radix 2 and Radix 4. The proposed compressors architectures have shown better results when compared with the existing compressors. The ASIC design Implementation was done using Standard cell 180nm CMOS technology and the Verilog HDL code is tested in Xilinx tool, with the help of ISE Simulator (ISim).

[1]  S. Dubey,et al.  A high speed and area efficient Booth recoded Wallace tree multiplier for fast arithmetic circuits , 2012, 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics.

[2]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[3]  Arindam Banerjee,et al.  ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics , 2011, Microelectron. J..

[4]  Xingguo Xiong,et al.  Low Power 8-Bit Baugh–Wooley Multiplier Based on Wallace Tree Architecture , 2013 .

[5]  Ashish Raman,et al.  Low power ALU design by ancient mathematics , 2010, 2010 The 2nd International Conference on Computer and Automation Engineering (ICCAE).

[6]  M. Hatamian,et al.  A 70-MHz 8-bit/spl times/8-bit parallel pipelined multiplier in 2.5-/spl mu/m CMOS , 1986 .

[7]  Rushikesh Borse,et al.  Design and implementation of 16 × 16 multiplier using Vedic mathematics , 2015, 2015 International Conference on Industrial Instrumentation and Control (ICIC).

[8]  Lingamneni Avinash,et al.  Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[9]  V. S. Kanchana Bhaaskaran,et al.  Design and Implementation of an Efficient Multiplier Using Vedic Mathematics and Charge Recovery Logic , 2013 .