An accurate gate length extraction method for sub-quarter micron MOSFET's

By comparing measured and simulated gate-to-source/drain capacitances, C/sub gds/, an accurate gate length extraction method is proposed for sub-quarter micron MOSFET's applications. We show that by including the 2-D field effect on the fringing capacitance, the polysilicon depletion and the quantum-well effects in the C/sub gds/ simulation, the polysilicon gate length, L/sub poly/, can be accurately determined for device lengths down to the 0.1 /spl mu/m regime. The accuracy of this method approaches that of cross-sectional TEM on the device under test, but without destroying the device. Furthermore, we note that as a result of accurate L/sub poly/ extraction, the source/drain lateral diffusion length, L/sub diff/, and effective channel length, L/sub eff/, can also be determined precisely. The accuracy of L/sub diff/ is confirmed by examining their consistency with experimentally obtained 2-D source/drain profile.

[1]  Steve S. Chung,et al.  A new approach to determine the effective channel length and the drain-and-source series resistance of miniaturized MOSFET's , 1994 .

[2]  Y. Matsumoto,et al.  Measurement of intrinsic capacitance of lightly doped drain (LDD) MOSFET's , 1985, IEEE Transactions on Electron Devices.

[3]  D. Antoniadis,et al.  Physics and technology of ultra short channel MOSFET devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[4]  Yew Tong Yeow.  Measurement and numerical modeling of short-channel MOSFET gate capacitances , 1987 .

[5]  R. Rios,et al.  Determination of ultra-thin gate oxide thicknesses for CMOS structures using quantum effects , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[7]  D. G. Chesebro,et al.  Overview of gate linewidth control in the manufacture of CMOS logic chips , 1995, IBM J. Res. Dev..

[8]  D. D. Warner,et al.  Two-dimensional concentration dependent diffusion , 1980, The Bell System Technical Journal.

[9]  P. Habaš,et al.  Investigation of the physical modeling of the gate-depletion effect , 1992 .

[10]  S. Selberherr,et al.  The extraction of two-dimensional MOS transistor doping via inverse modeling , 1995, IEEE Electron Device Letters.

[11]  R. Shrivastava,et al.  A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.

[12]  B. Sheu,et al.  A capacitance method to determine channel lengths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.

[13]  Ghavam Ghavami Shahidi.  Non-stationary transport effects in deep sub-micron channel Si mosfets , 1989 .

[14]  N. Arora,et al.  Measurements and modeling of MOSFET I-V characteristics with polysilicon depletion effect , 1993 .

[15]  P. Chow,et al.  A new AC technique for accurate determination of channel charge and mobility in very thin gate MOSFET's , 1986, IEEE Transactions on Electron Devices.

[16]  L. T. Su,et al.  A study of deep-submicron MOSFET scaling based on experiment and simulation , 1995 .

[17]  Y. Taur,et al.  A new 'shift and ratio' method for MOSFET channel-length extraction , 1992, IEEE Electron Device Letters.