Opens and Delay Faults in CMOS RAM Address Decoders

This paper presents a complete electrical analysis of address decoder delay faults "ADFs" caused by resistive opens in RAMs. A classification between inter and intragate opens is made. A systematic way is introduced to explore the space of possible tests to detect these faults; it is based on generating appropriate sensitizing address transitions and the corresponding sensitizing operation sequences. DFT features are given to facilitate the BIST implementation of the new tests

[1]  Manoj Sachdev.  Test and testability techniques for open defects in RAM address decoders , 1996, Proceedings ED&TC European Design and Test Conference.

[2]  Manoj Sachdev.  Open Defects in CMOS RAM Address Decoders , 1997, IEEE Des. Test Comput..

[3]  Phil Nigh,et al.  Test Method Evaluation Experiments & Data , 2000 .

[4]  Ravindra Nair.  Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories" , 1979, IEEE Trans. Computers.

[5]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[6]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Said Hamdioui,et al.  Detecting faults in the peripheral circuits and an evaluation of SRAM tests , 2004 .

[8]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Eiji Fujiwara,et al.  Error-control coding for computer systems , 1989 .

[10]  Said Hamdioui,et al.  Tests for address decoder delay faults in RAMs due to inter-gate opens , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[11]  Ananta K. Majhi,et al.  New test methodology for resistive open defect detection in memory address decoders , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[12]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[13]  Said Hamdioui.  Testing Static Random Access Memories: Defects, Fault Models and Test Patterns , 2004 .

[14]  Said Hamdioui,et al.  March SS: a test for all static simple RAM faults , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[15]  Arnaud Virazel,et al.  Comparison of open and resistive-open defect test conditions in SRAM address decoders , 2003, 2003 Test Symposium.

[16]  Arnaud Virazel,et al.  March iC-: an improved version of March C- for ADOFs detection , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[17]  T. W. Williams,et al.  Detection of CMOS address decoder open faults with March and pseudo random memory tests , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[18]  Said Hamdioui.  Testing Static Random Access Memories , 2004 .

[19]  D.P. Siewiorek,et al.  Testing of digital systems , 1981, Proceedings of the IEEE.

[20]  Emil Gizdarski.  Detection of Delay Faults in Memory Address Decoders , 2000, J. Electron. Test..

[21]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[22]  Carlos R. P. Hartmann,et al.  An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories , 1977, IEEE Transactions on Computers.

[23]  Ad J. van de Goor,et al.  Tests for resistive and capacitive defects in address decoders , 2001, Proceedings 10th Asian Test Symposium.

[24]  E. S. Cooley,et al.  False write through and un-restored write electrical level fault models for SRAMs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[25]  Phil Nigh,et al.  Test method evaluation experiments and data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).