论文信息 - Standard cell level parasitics assessment in 20nm BPL and 14nm BFF

Standard cell level parasitics assessment in 20nm BPL and 14nm BFF

It is shown that the performance impact of middle-of-line (MOL) patterning process variations can be reduced by 30% by relaxing the standard cell gate pitch by 10% in both 20nm bulk planar (BPL) and 14nm bulk finFET (BFF). Tungsten can safely replace copper in local interconnect IM2, which allows the MOL critical dimensions (CD) to be reduced by 40% in 20nm BPL, resulting in 5% performance improvement. In 14nm BFF, 10% performance degradation can be traded in for 40% smaller IM1 contact area, allowing for a cell silicon footprint benefit of up to 20%.

[1] S. Kosonocky,et al. Designing in scaled technologies: 32 nm and beyond , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[2] M. E. Mason,et al. Design enablement: The challenge of being early, accurate, and complete , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[3] A. Nainani,et al. ZnO: an attractive option for n-type metal-interfacial layer-semiconductor (Si, Ge, SiC) contacts , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[4] T. Ohguro,et al. The optimum device parameters for high RF and analog/MS performance in planar MOSFET and FinFET , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[5] K. Matthews,et al. FinFET parasitic resistance reduction by segregating shallow Sb, Ge and As implants at the silicide interface , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[6] S. Demuynck,et al. Impact of advanced patterning options, 193nm and EUV, on local interconnect performance , 2012, 2012 IEEE International Interconnect Technology Conference.

[7] A. Hikavyy,et al. Growth of high Ge content SiGe on (110) oriented Si wafers , 2012 .

[8] Rita Rooyackers,et al. Multi-gate devices for the 32 nm technology node and beyond , 2008 .

[9] R. Rooyackers,et al. Multi-gate devices for the 32nm technology node and beyond , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[10] M. C. Ozturk,et al. Source/Drain Junctions and Contacts for 45 nm CMOS and Beyond , 2005 .