Reflective-memory multiprocessor

Reflective memory may be thought of as hardware-supported replication of data on multiple computers. This simple mechanism has been extended further, in software, to support memory semantics required by multiprocessors. The paper describes the reflective memory implementation of the Encore Infinity-a distributed shared memory multiprocessor. A brief overview the system is provided and comparisons are made with other cached architectures. Spinlocks are employed in this system to manage the herculean cache coherency problems which are a natural result of any system which employs massive replication. A brief introduction to the recovery procedure used to return crashed nodes to normal operation is also described.<<ETX>>

[1]  Greg Wilson,et al.  Past, Present, Parallel , 1991, Springer London.

[2]  Michel Dubois,et al.  Scalable shared-memory multiprocessor architectures , 1990, Computer.

[3]  Patrick Valduriez,et al.  Distributed database systems: where are we now? , 1991, Computer.

[4]  Bill Nitzberg,et al.  Distributed shared memory: a survey of issues and algorithms , 1991, Computer.

[5]  David B. Gustavson,et al.  Scalable Coherent Interface , 1990, COMPEURO'90: Proceedings of the 1990 IEEE International Conference on Computer Systems and Software Engineering@m_Systems Engineering Aspects of Complex Computerized Systems.

[6]  Calton Pu,et al.  A classification of transaction processing systems , 1991, Computer.

[7]  Henk Sol,et al.  Proceedings of the 54th Hawaii International Conference on System Sciences , 1997, HICSS 2015.

[8]  Anoop Gupta,et al.  The Stanford Dash multiprocessor , 1992, Computer.

[9]  Stein Gjessing,et al.  Distributed-directory scheme: scalable coherent interface , 1990, Computer.

[10]  Greg Wilson,et al.  "Past, Present, Parallel": A Survey Of Available Parallel Computer Systems , 1991 .