论文信息 - Widely Adjustable Ring Oscillator Based ΣΔ ADC

Widely Adjustable Ring Oscillator Based ΣΔ ADC

Over-sampling scheme in addition to the noise shaping property of Δ∑ architectures, makes it very suitable for implementing high resolution data converters. In addition, this architecture exhibit low sensitivity to the non-ideality behavior of analog circuits, such as limited gain of amplifier, device mismatch, and offset of amplifier [1, 2]. This property is specially desirable in design of low-cost and high-performance mixed-signal circuits in modern CMOS technologies.

Armin Tajalli | Yusuf Leblebici | Y. Leblebici | A. Tajalli

[1] G. Temes. Delta-sigma data converters , 1994 .

[2] Omid Shoaei,et al. Continuous-Time Delta-Sigma A/D Converters for High Speed Applications , 1995 .

[3] A. Hajimiri,et al. Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[4] M.Z. Straayer,et al. A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[5] E. Seevinck,et al. Companding current-mode integrator: A new circuit principle for continuous-time monolithic filters , 1990 .

[6] W. Snelgrove,et al. Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[7] Johan H. Huijsing,et al. Systematic Design of Sigma-Delta Analog-To-Digital Converters , 2004 .

[8] Haiming Tang,et al. Time-referenced single-path multi-bit /spl Delta//spl Sigma/ ADC using a VCO-based quantizer , 2000 .

[9] Kiyoshi Kato,et al. Nonlinearity analysis of resistor string A/D converters , 1982 .

[10] John A. McNeill. Jitter in ring oscillators , 1997 .

[11] Bernhard E. Boser,et al. The design of sigma-delta modulation analog-to-digital converters , 1988 .

[12] P.R. Kinget. Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.