A Fast 1-D Serial-Parallel Systolic Multiplier
暂无分享,去创建一个
[1] M. Pracchi,et al. A critique of network speed in VLSI models of computation , 1982, IEEE Journal of Solid-State Circuits.
[2] H. T. Kung,et al. Systolic Arrays for (VLSI). , 1978 .
[3] Sun-Yuan Kung,et al. On supercomputing with systolic/wavefront array processors , 1984 .
[4] Richard F. Lyon,et al. Two's Complement Pipeline Multipliers , 1976, IEEE Trans. Commun..
[5] I-Ngo Chen,et al. An 0(n) Parallel Multiplier with Bit-Sequential Input and Output , 1979, IEEE Transactions on Computers.
[6] Louis P. Rubinfield. A Proof of the Modified Booth's Algorithm for Multiplication , 1975, IEEE Transactions on Computers.
[7] R. Gnanasekaran,et al. A Fast Serial-Parallel Binary Multiplier , 1985, IEEE Transactions on Computers.
[8] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[9] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .
[10] R. Gnanasekaran,et al. On a Bit-Serial Input and Bit-Serial Output Multiplier , 1983, IEEE Transactions on Computers.
[11] Shlomo Waser,et al. High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing , 1978, Computer.
[12] L. B. Jackson,et al. An approach to the implementation of digital filters , 1968 .
[13] John G. McWhirter,et al. Completely iterative, pipelined multiplier array suitable for VLSI , 1982 .
[14] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[15] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[16] H. T. Kung. Why systolic architectures? , 1982, Computer.