Modelling and Analysis Mobile Systems Using \pi -calculus (EFCP)

Reference passing systems, like mobile and reconfigurable systems are common nowadays. The common feature of such systems is the possibility to form dynamic logical connections between the individual modules. However, such systems are very difficult to verify, as their logical structure is dynamic. Traditionally, decidable fragments of $$\pi $$-calculus, e.g. the well-known Finite Control Processes FCP, are used for formal modelling of reference passing systems. Unfortunately, FCPs allow only 'global' concurrency between processes, and thus cannot naturally express scenarios involving 'local' concurrency inside a process, such as multicast. In this paper we propose Extended Finite Control Processes EFCP, which are more convenient for practical modelling. Moreover, an almost linear translation of EFCPs to FCPs is developed, which enables efficient model checking of EFCPs.

[1]  Jerome A. Feldman,et al.  A supercomputer for neural computation , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[2]  Valentin Puente,et al.  Immucube: Scalable Fault-Tolerant Routing for k-ary n-cube Networks , 2007, IEEE Transactions on Parallel and Distributed Systems.

[3]  Robin Milner,et al.  A Calculus of Mobile Processes, II , 1992, Inf. Comput..

[4]  Davide Sangiorgi,et al.  The Pi-Calculus - a theory of mobile processes , 2001 .

[5]  Robin Milner,et al.  Communicating and mobile systems - the Pi-calculus , 1999 .

[6]  Javier Navaridas,et al.  Mixed-radix Twisted Torus Interconnection Networks , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[7]  Steve B. Furber,et al.  A Multicast Routing Scheme for a Universal Spiking Neural Network Architecture , 2010, Comput. J..

[8]  Antonio Robles,et al.  A routing methodology for achieving fault tolerance in direct networks , 2006, IEEE Transactions on Computers.

[9]  Roland Meyer,et al.  A Polynomial Translation of π-Calculus (FCP) to Safe Petri Nets , 2012, CONCUR.

[10]  Krste Asanovic,et al.  Parallel neural network training on Multi-Spert , 1997, Proceedings of 3rd International Conference on Algorithms and Architectures for Parallel Processing.

[11]  Andrew D. Brown,et al.  On-chip and inter-chip networks for modeling large-scale neural systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  Steve Furber,et al.  An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator , 2008 .

[13]  Stephen B. Furber,et al.  Virtual synaptic interconnect using an asynchronous network-on-chip , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[14]  Cruz Izu,et al.  The Adaptive Bubble Router , 2001, J. Parallel Distributed Comput..

[15]  Luis A. Plana,et al.  A GALS Infrastructure for a Massively Parallel Multiprocessor , 2007, IEEE Design & Test of Computers.

[16]  Vladimiro Sassone,et al.  Trust models in ubiquitous computing , 2008, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[17]  Andrew D. Brown,et al.  Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors , 2009, ACSD.

[18]  Roland Meyer,et al.  A Practical Approach to Verification of Mobile Systems Using Net Unfoldings , 2008, Petri Nets.

[19]  Steve B. Furber,et al.  Understanding the interconnection network of SpiNNaker , 2009, ICS.

[20]  Mads Dam,et al.  Model Checking Mobile Processes , 1993, Inf. Comput..

[21]  Stephen B. Furber,et al.  Efficient modelling of spiking neural networks on a scalable chip multiprocessor , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[22]  Steve B. Furber,et al.  Neural Systems Engineering , 2008, Computational Intelligence: A Compendium.