A study of ESD robustness of cascoded NMOS driver

The failure voltage of cascoded drivers in IO cells is influenced most by the bottom NMOS. The failure voltage improves if the gate is tied to ground. A solution with only one additional transistor to increase the failure voltage of a level-shifter circuit with cascoded NMOS drivers is presented.

[1]  D. B. Krakauer,et al.  ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration , 1998 .

[2]  J.W. Miller,et al.  Engineering the cascoded NMOS output buffer for maximum V/sub t1/ , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).