Test generation and optimization for DRAM cell defects using electrical simulation

Although electrical simulation has become a vital tool in the design process of memory devices, memory testing has not yet been able to employ electrical simulation as an integral part of the test generation and optimization process. This is due to the exponential complexity of the simulation-based fault analysis, a complexity that made such an analysis impractical. This paper describes new methods to reduce the complexity of the fault analysis from exponential to constant with respect to the number of analyzed operations, thereby making it possible: 1) to use electrical simulation to generate test patterns; and 2) to perform simulation-based stress optimization of tests. The paper also discusses ways to analyze the impact of idle time on the faulty behavior. In addition, results of a fault analysis study performed to verify the new analysis method are shown, where the new analysis reduces the analysis time by a factor of 30.

[1]  T Falter,et al.  Overview of status and challenges of system testing on chip with embedded DRAMS , 2000 .

[2]  Keith Baker,et al.  Shmoo Plotting: The Black Art of IC Testing , 1997, IEEE Des. Test Comput..

[3]  Detlev Richter,et al.  How we test Siemens Embedded DRAM Cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Ad J. van de Goor,et al.  Approximating infinite dynamic behavior for DRAM cell defects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[5]  Subramanian S. Iyer,et al.  Embedded DRAM technology: opportunities and challenges , 1999 .

[6]  Dirk Niggemeyer,et al.  Parametric built-in self-test of VLSI systems , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[7]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[8]  Ad J. van de Goor,et al.  Optimizing stresses for testing DRAM cell defects using electrical simulation , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Ad J. van de Goor,et al.  Transient faults in DRAMs: concept, analysis and impact on tests , 2001, Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing.

[10]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[11]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[12]  M. Kumanoya,et al.  A high-speed boundary search Shmoo plot for ULSI memories , 1993, Records of the 1993 IEEE International Workshop on Memory Testing.