Computation of signal-threshold crossing times directly from higher order moments

This paper introduces a simple method for calculating the times at which any signal crosses a prespecified threshold voltage (e.g., 10%, 20%, 50%, etc.) directly from the moments. The method can use higher order moments to asymptotically improve the accuracy of the estimated crossing times. This technique bypasses the steps involved in calculating poles and residues to obtain time-domain information. Once q moments are calculated, only 2q, multiplications and (q-1) additions are required to determine any threshold-crossing time at a vermin node. Moreover, this technique avoids other problem such as pole instability. The final outcome of this paper is a set of empirical expressions relating the moments to different threshold-crossing times in analogy to the t/sub d/=-0.693m/sub 1/ formula. The presented methodology can also be used with other user defined forms of empirical expressions relating the moments to different threshold-crossing times. Several orders of approximations an presented for different threshold-crossing times, depending on the number of moments involved. For example, the worst-case error of a first- to seventh-order (single to seven moments) approximation of 50% RC delay is 1650%, 192.26%, 11.31%, 3.37%, 2.57%, 2.56%, and 1.43%, respectively. This technique is very useful to obtain information about certain signal metrics, such as delay and rise time directly without having to compute the whole time domain waveform. In addition, if the whole waveform is required it can be easily determined by interpolation between different threshold-crossing points. The presented technique works for both step and nonstep inputs, including piecewise-linear waveforms.

[1]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[2]  Lawrence T. Pileggi,et al.  PRIMO: probability interpretation of moments for delay calculation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[3]  Chandramouli V. Kashyap,et al.  PERI: a technique for extending delay and slew metrics to ramp inputs , 2002, TAU '02.

[4]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluator , 1991, 28th ACM/IEEE Design Automation Conference.

[5]  Roland W. Freund,et al.  Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm , 1996, Proceedings of International Conference on Computer Aided Design.

[6]  Emrah Acar,et al.  h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response , 1998, ICCAD '98.

[7]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[8]  D. Sylvester,et al.  Simple metrics for slew rate of RC circuits based on two circuit moments , 2004, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[9]  Lawrence T. Pileggi,et al.  An explicit RC-circuit delay approximation based on the first three moments of the impulse response , 1996, 33rd Design Automation Conference Proceedings, 1996.

[10]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[11]  Andrew B. Kahng,et al.  Analytical delay models for VLSI interconnects under ramp input , 1996, Proceedings of International Conference on Computer Aided Design.

[12]  Lawrence T. Pileggi,et al.  On the stability of moment-matching approximations in asymptotic waveform evaluation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[13]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Chandramouli V. Kashyap,et al.  Delay and slew metrics using the lognormal distribution , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[15]  Chandramouli V. Kashyap,et al.  A delay metric for RC circuits based on the Weibull distribution , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[17]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[18]  Chandramouli V. Kashyap,et al.  A two moment RC delay metric for performance optimization , 2000, ISPD '00.

[19]  Michel S. Nakhla,et al.  Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.