Switching Performance Optimization of a High Power High Frequency Three-Level Active Neutral Point Clamped Phase Leg

This paper introduces a three-level neutral point clamped (NPC) converter as a high power renewable energy grid interface. The phase leg building block is carefully designed to achieve high switching frequency and high efficiency. Different operating modes and switching loops in the phase leg are identified. Switching characteristics of each loop is evaluated by a double pulse test. Various parameters are taken into consideration as influential factors to loss and stress. An in-depth analysis of some special switching transients is also given. The test shows significant switching performance variance for different switching loops. Performance for each switch is optimized separately considering loss and stress tradeoff. A detailed loss model is built based on the test to calculate system loss distribution and loss breakdown under different switching modes and different operating conditions. The ANPC phase leg can be used to avoid undesirable switching loop and to reduce system loss under certain operating modes. The high-frequency NPC phase leg is tested under full power and the high efficiency design objective is verified.

[1]  D. Boroyevich,et al.  Three-level Active Neutral-Point-Clamped Zero-Current-Transition Converter for Sustainable Energy Systems , 2011, IEEE Transactions on Power Electronics.

[2]  Bin Wu,et al.  Recent Advances and Industrial Applications of Multilevel Converters , 2010, IEEE Transactions on Industrial Electronics.

[3]  P. Steimer,et al.  Active Neutral-Point-Clamped Multilevel Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[4]  Kai Sun,et al.  A Family of Neutral Point Clamped Full-Bridge Topologies for Transformerless Photovoltaic Grid-Tied Inverters , 2013, IEEE Transactions on Power Electronics.

[5]  Josef Lutz,et al.  Possibilities and limits of axial lifetime control by radiation induced centers in fast recovery diodes , 2004, Microelectron. J..

[6]  Jun Li,et al.  Analysis and Design of Active NPC (ANPC) Inverters for Fault-Tolerant Operation of High-Power Electrical Drives , 2012, IEEE Transactions on Power Electronics.

[7]  P. Silventoinen,et al.  Modelling of low inductive busbars for medium voltage three-level NPC inverter , 2012, 2012 IEEE Power Electronics and Machines in Wind Applications.

[8]  T. Bruckner,et al.  Loss balancing in three-level voltage source inverters applying active NPC switches , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[9]  Fei Wang,et al.  Novel Three-Phase Three-Level-Stacked Neutral Point Clamped Grid-Tied Solar Inverter With a Split Phase Controller , 2013, IEEE Transactions on Power Electronics.

[10]  M. Egan,et al.  Parasitic inductance effect on switching losses for a high frequency Dc-Dc converter , 2008, 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition.

[11]  F. Blaabjerg,et al.  Method for Detecting an Open-Switch Fault in a Grid-Connected NPC Inverter System , 2012, IEEE Transactions on Power Electronics.

[12]  Dushan Boroyevich,et al.  Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics , 2010, The 2010 International Power Electronics Conference - ECCE ASIA -.

[13]  Jun Li,et al.  A New Nine-Level Active NPC (ANPC) Converter for Grid Connection of Large Wind Turbines for Distributed Generation , 2011, IEEE Transactions on Power Electronics.

[14]  Jianjing Wang,et al.  Characterization and Experimental Assessment of the Effects of Parasitic Elements on the MOSFET Switching Performance , 2013, IEEE Transactions on Power Electronics.

[15]  Dushan Boroyevich,et al.  A two-stage high power density single-phase ac-dc bi-directional PWM converter for renewable energy systems , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[16]  Hirofumi Akagi,et al.  A New Neutral-Point-Clamped PWM Inverter , 1981, IEEE Transactions on Industry Applications.

[17]  O. Briat,et al.  A systematic hard- and soft-switching performances evaluation of 1200 V punchthrough IGBT structures , 2004, IEEE Transactions on Power Electronics.

[18]  Yan-Fei Liu,et al.  Switching loss analysis considering parasitic loop inductance with current source drivers for buck converters , 2010, 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[19]  I. Josifovic,et al.  Improving SiC JFET Switching Behavior Under Influence of Circuit Parasitics , 2012, IEEE Transactions on Power Electronics.

[20]  Steffen Bernet,et al.  The active NPC converter and its loss-balancing control , 2005, IEEE Transactions on Industrial Electronics.

[21]  Yan Deng,et al.  Parasitic Inductance Effects on the Switching Loss Measurement of Power Semiconductor Devices , 2006, 2006 IEEE International Symposium on Industrial Electronics.

[22]  Y. Onozawa,et al.  Investigation of carrier streaming effect for the low spike fast IGBT turn-off , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.