Effects of Positive and Negative Stresses on III–V MOSFETs With $\hbox{Al}_{2}\hbox{O}_{3}$ Gate Dielectric

We subjected III-V InGaAs MOSFETs to positive and negative gate stresses. The stress polarity strongly affects the degradation kinetics of the gate current. Positive stress features a remarkable increase of the gate current, a net negative trapped charge, a large telegraphic noise, and soft breakdown, before the occurrence of the final catastrophic breakdown. Negative stress features only positive trapped charge until the hard breakdown.

[1]  A. Asenov,et al.  Enhancement-Mode GaAs MOSFETs With an $\hbox{In}_{0.3} \hbox{Ga}_{0.7}\hbox{As}$ Channel, a Mobility of Over 5000 $ \hbox{cm}^{2}/\hbox{V} \cdot \hbox{s}$, and Transconductance of Over 475 $\mu\hbox{S}/\mu\hbox{m}$ , 2007, IEEE Electron Device Letters.

[2]  Krishna C. Saraswat,et al.  Border traps in Al2O3/In0.53Ga0.47As (100) gate stacks and their passivation by hydrogen anneals , 2010 .

[3]  Andreas Kerber,et al.  Stress-induced leakage current and defect generation in nFETs with HfO2/TiN gate stacks during positive-bias temperature stress , 2009, 2009 IEEE International Reliability Physics Symposium.

[4]  P. Ye,et al.  Charge-pumping characterization of interface traps in Al2O3/In0.75Ga0.25As metal-oxide-semiconductor field-effect transistors , 2010 .

[5]  P. Ye,et al.  Multi-probe interface characterization of In0.65Ga0.35As/Al2O3 MOSFET , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  Alessandro Paccagnella,et al.  Soft breakdown current noise in ultra-thin gate oxides , 2002 .

[7]  Peide D. Ye,et al.  Leakage current and breakdown electric-field studies on ultrathin atomic-layer-deposited Al2O3 on GaAs , 2005 .

[8]  P. Winokur,et al.  Simple technique for separating the effects of interface traps and trapped‐oxide charge in metal‐oxide‐semiconductor transistors , 1986 .

[9]  J. Suehle,et al.  Stress-induced defect generation in HfO2/SiO2 stacks observed by using charge pumping and low frequency noise measurements , 2008, IEEE International Reliability Physics Symposium.

[10]  P. Ye,et al.  0.8-V Supply Voltage Deep-Submicrometer Inversion-Mode MOSFET , 2009 .

[11]  M. Heyns,et al.  Soft Breakdown of Ultra-Thin Gate Oxide Layers , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[12]  Deffect profiling in the SiO2/ Al2O3 interface using Variable Tcharge-Tdischarge Amplitude Charge Pumping (VT2ACP) , 2009, 2009 IEEE International Reliability Physics Symposium.

[13]  J. Hwang,et al.  0.8-V Supply Voltage Deep-Submicrometer Inversion-Mode $\hbox{In}_{0.75}\hbox{Ga}_{0.25}\hbox{As}$ MOSFET , 2009, IEEE Electron Device Letters.

[14]  Ravi Droopad,et al.  In0.75Ga0.25As channel layers with record mobility exceeding 12,000 cm2/Vs for use in high-κ dielectric NMOSFETs , 2006 .

[15]  A. Toriumi,et al.  Reconsideration of Hydrogen-Related Degradation Mechanism in Gate Oxide , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[16]  J. Yugami,et al.  Two concerns about NBTI issue: gate dielectric scaling and increasing gate current , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[17]  N. Sugiyama,et al.  Electron and hole mobility enhancement in strained-Si MOSFET's on SiGe-on-insulator substrates fabricated by SIMOX technology , 2000, IEEE Electron Device Letters.

[18]  Chih-Yang Lin,et al.  Effect of thermal treatment on resistive switching characteristics in Pt/Ti/Al2O3/Pt devices , 2008 .

[19]  R. Chau,et al.  Opportunities and challenges of III-V nanoelectronics for future high-speed, low-power logic applications , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..