A fully differential charge pump with accurate current matching and rail-to-rail common-mode feedback circuit

A fully differential charge pump is proposed in this paper. It adopts the replica technique to eliminate the effect of channel-length modulation, and the charging and discharging currents can match well in a wide output range. A rail-to-rail common-mode feedback circuit is employed to ensure the large swing of the charge pump unrestricted. The charge pump is designed and fabricated in SMIC 0.18 mum CMOS process. The measured reference spur-level is about -73 dBc and the in-band phase noise is nearly -90 dBc/Hz@lKHz. The power dissipation of the charge pump is only 1 mW.

[1]  A. Maxim.  Low–voltage CMOS charge–pump PLL architecture for low jitter operation , 2002 .

[2]  M. Keaveney,et al.  ISSCC 2004 / SESSION 10 / CELLULAR SYSTEMS AND BUILDING BLOCKS / 10 . 6 10 . 6 A 10 μ s Fast Switching PLL Synthesizer for a GSM / EDGE Base-Station , 2004 .

[3]  Shen-Iuan Liu,et al.  A spur-reduction technique for a 5-GHz frequency synthesizer , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  M. Keaveney,et al.  A 10/spl mu/s fast switching PLL synthesizer for a GSM/EDGE base-station , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  S. Pellerano,et al.  A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider , 2004, IEEE Journal of Solid-State Circuits.

[6]  Edgar Sanchez-Sinencio,et al.  A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.

[7]  Edgar Sanchez-Sinencio,et al.  Constant-g/sub m/ rail-to-rail CMOS op-amp input stage with overlapped transition regions , 1999 .

[8]  Chih-Ming Hung,et al.  A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop , 2002, IEEE J. Solid State Circuits.

[9]  Shin-Il Lim,et al.  Charge pump with perfect current matching characteristics in phase-locked loops , 2000 .

[10]  Edgar Sánchez-Sinencio,et al.  Constant-Rail-to-Rail CMOS Op-Amp Input Stage with Overlapped Transition Regions , 1999 .

[11]  H. Gustat,et al.  An integrated CMOS RF synthesizer for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.

[12]  Zhinian Shu,et al.  A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture , 2004, IEEE Journal of Solid-State Circuits.

[13]  Byeong-Ha Park,et al.  A /spl Sigma/-/spl Delta/ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications , 2004 .