Control of hot carrier degradation in LDMOS devices by a dummy gate field plate: experimental demonstration

It is experimentally demonstrated that hot carrier degradation in high voltage LDMOS devices can be minimized by adding a dummy gate field plate, DGFP, over the drain drift region close to the gate. The level of on resistance increase due to hot carrier stress can be controlled by design with the amount of the DGFP overlap of the drift region. Significant decrease in the degradation is experimentally observed by a 40% DGFP overlap without substantially affecting the breakdown voltage of the device. It was also demonstrated that the initial peak substrate/body current is a good indicator of the hot carrier degradation effect and can be used as a process monitor.

[1]  M. Morikawa,et al.  Highly efficient 2.2-GHz Si power MOSFETs for cellular base station applications , 1999, RAWCON 99. 1999 IEEE Radio and Wireless Conference (Cat. No.99EX292).

[2]  Prasad Chaparala,et al.  Hot carrier reliability of N-LDMOS transistor arrays for power BiCMOS applications , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[3]  P. Moens,et al.  A unified hot carrier degradation model for integrated lateral and vertical nDMOS transistors , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[4]  Claudio Contiero,et al.  Hot-electron-induced degradation in high-voltage submicron DMOS transistors , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.

[5]  T. Nigam,et al.  Nature and location of interface traps in RF LDMOS due to hot carriers , 2004 .