VLSI-compatible carbon nanotube doping technique with low work-function metal oxides.

Single-wall carbon nanotubes (SWCNTs) have great potential to become the channel material for future high-speed transistor technology. However, as-made carbon nanotube field effect transistors (CNFETs) are p-type in ambient, and a consistent and reproducible n-type carbon nanotube (CNT) doping technique has yet to be realized. In addition, for very large scale integration (VLSI) of CNT transistors, it is imperative to use a solid-state method that can be applied on the wafer scale. Herein we present a novel, VLSI-compatible doping technique to fabricate n-type CNT transistors using low work-function metal oxides as gate dielectrics. Using this technique we demonstrate wafer-scale, aligned CNT transistors with yttrium oxide (Y2Ox) gate dielectrics that exhibit n-type behavior with Ion/Ioff of 10(6) and inverse subthreshold slope of 95 mV/dec. Atomic force microscopy (AFM) and transmission electron microscopy (TEM) analyses confirm that slow (∼1 Å/s) evaporation of yttrium on the CNTs can form a smooth surface that provides excellent wetting to CNTs. Further analysis of the yttrium oxide gate dielectric using X-ray photoelectron spectroscopy (XPS) and X-ray diffraction (XRD) techniques revealed that partially oxidized elemental yttrium content increases underneath the surface where it acts as a reducing agent on nanotubes by donating electrons that gives rise to n-type doping in CNTs. We further confirm the mechanism for this technique with other low work-function metals such as lanthanum (La), erbium (Er), and scandium (Sc) which also provide similar CNT NFET behavior after transistor fabrication. This study paves the way to exploiting a wide range of materials for an effective n-type carbon nanotube transistor for a complementary (p- and n-type) transistor technology.

[1]  J. Maxwell.  Tait's “Thermodynamics” , 1878, Nature.

[2]  A. M. Rao,et al.  Evidence for charge transfer in doped carbon nanotube bundles from Raman scattering , 1997, Nature.

[3]  R. Wallace,et al.  High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[4]  Richard Martel,et al.  Controlling doping and carrier injection in carbon nanotube transistors , 2002 .

[5]  P. McEuen,et al.  Single-walled carbon nanotube electronics , 2002 .

[6]  M. Lundstrom,et al.  Ballistic carbon nanotube field-effect transistors , 2003, Nature.

[7]  A. Hawkins,et al.  Cavity-enhanced Kerr effect for magneto-optic spectroscopy of nanostructures , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[8]  M. Fuhrer,et al.  Extraordinary Mobility in Semiconducting Carbon Nanotubes , 2004 .

[9]  H. Dai,et al.  High performance n-type carbon nanotube field-effect transistors with chemically doped contacts. , 2004, Nano letters.

[10]  Dae Sik Lee,et al.  Doping and de-doping of carbon nanotube transparent conducting films by dispersant and chemical treatment , 2008 .

[11]  Akira Toriumi,et al.  Origin of electric dipoles formed at high-k/SiO2 interface , 2009 .

[12]  John A Rogers,et al.  Alignment controlled growth of single-walled carbon nanotubes on quartz substrates. , 2009, Nano letters.

[13]  Yan Li,et al.  Y-contacted high-performance n-type single-walled carbon nanotube field-effect transistors: scaling and comparison with Sc-contacted devices. , 2009, Nano letters.

[14]  H. Wong,et al.  Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes , 2009, IEEE Transactions on Nanotechnology.

[15]  Jong Hak Lee,et al.  A role of HNO3 on transparent conducting film with single-walled carbon nanotubes , 2009, Nanotechnology.

[16]  Wolfgang Porod,et al.  Device and Architecture Outlook for Beyond CMOS Switches , 2010, Proceedings of the IEEE.

[17]  Lianmao Peng,et al.  Growth and performance of yttrium oxide as an ideal high-kappa gate dielectric for carbon-based electronics. , 2010, Nano letters.

[18]  G. J. Parker,et al.  Structural and optical properties of yttrium oxide thin films for planar waveguiding applications , 2010 .

[19]  T Mizutani,et al.  Change in carrier type in high-k gate carbon nanotube field-effect transistors by interface fixed charges , 2010, Nanotechnology.

[20]  Chongwu Zhou,et al.  Air-stable conversion of separated carbon nanotube thin-film transistors from p-type to n-type using atomic layer deposition of high-κ oxide and its application in CMOS logic circuits. , 2011, ACS nano.

[21]  Lan Wei,et al.  Technology Assessment Methodology for Complementary Logic Applications Based on Energy–Delay Optimization , 2011, IEEE Transactions on Electron Devices.

[22]  Mark S. Lundstrom,et al.  Sub-10 nm carbon nanotube transistor , 2011, 2011 International Electron Devices Meeting.

[23]  Chongwu Zhou,et al.  Metal contact engineering and registration-free fabrication of complementary metal-oxide semiconductor integrated circuits using aligned carbon nanotubes. , 2011, ACS nano.

[24]  R. Stoltenberg,et al.  Strong and stable doping of carbon nanotubes and graphene by MoOx for transparent electrodes. , 2012, Nano letters.

[25]  Davood Shahrjerdi,et al.  Variability in carbon nanotube transistors: improving device-to-device consistency. , 2012, ACS nano.

[26]  W. Tang,et al.  Transition Metal Oxide Work Functions: The Influence of Cation Oxidation State and Oxygen Vacancies , 2012 .

[27]  H. Wong,et al.  Atomic layer deposition of high-k dielectrics on single-walled carbon nanotubes: a Raman study , 2013, Nanotechnology.

[28]  H.-S. Philip Wong,et al.  Carbon nanotube computer , 2013, Nature.

[29]  Hai Wei,et al.  Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs , 2014, IEEE Journal of Solid-State Circuits.