Investigation of electrical and thermal properties of carbon nanotube interconnects

Carbon nanotubes (CNTs) present themselves as a viable material for onand off-chip interconnect material due to their unique electrical, thermal and mechanical properties. The electrothermal properties of CNTs, including high Young’s modulus, resiliency and low thermal expansion coefficient offer great advantage for reliable and strong interconnects, and even more so for local and global on-chip interconnects. With aggressive scaling, on-chip interconnects contribute to power consumption and heat build-up due to their increasing parasitics with scaling which detriment overall energy efficiency of circuits. CNTs present an opportunity to address these challenges and provide solutions for reliable and energy efficient signal and power/ground interconnects. In this work, we investigate the electrical and thermal properties of CNTs based on analytical models for interconnect-level simulations. We investigate the performance of horizontally aligned CNTs as global interconnects and report on their performance.

[1]  P. Ajayan,et al.  Smallest carbon nanotube , 1992, Nature.

[2]  A. Rinzler,et al.  Electronic structure of atomically resolved carbon nanotubes , 1998, Nature.

[3]  P. Burke.  Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes , 2002 .

[4]  C.P. Wong,et al.  Aligned carbon nanotubes for electrical interconnect and thermal management , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[5]  Jie Jiang,et al.  Photoexcited electron relaxation processes in single-wall carbon nanotubes , 2005 .

[6]  Hongjie Dai,et al.  Electro-thermal transport in metallic single-wall carbon nanotubes for interconnect applications , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[7]  Kaustav Banerjee,et al.  Performance analysis of carbon nanotube interconnects for VLSI applications , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[8]  J. Meindl,et al.  Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI) , 2005, IEEE Electron Device Letters.

[9]  Y. Massoud,et al.  Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques , 2006, IEEE Transactions on Electron Devices.

[10]  Jun-Fa Mao,et al.  Carbon Nanotube Vias: A Reality Check , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  A. Naeemi,et al.  Physical Modeling of Temperature Coefficient of Resistance for Single- and Multi-Wall Carbon Nanotube Interconnects , 2007, IEEE Electron Device Letters.

[12]  A. Naeemi,et al.  Performance Modeling for Carbon Nanotube Interconnects in On-Chip Power Distribution , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[13]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[14]  C. Xu,et al.  Carbon Nanomaterials for Next-Generation Interconnects and Passives: Physics, Status, and Prospects , 2009, IEEE Transactions on Electron Devices.

[15]  R. Baughman,et al.  Thermal conductivity of multi-walled carbon nanotube sheets: radiation losses and quenching of phonon modes , 2010, Nanotechnology.

[16]  Wei Liu,et al.  Low-Resistivity Long-Length Horizontal Carbon Nanotube Bundles for Interconnect Applications—Part II: Characterization , 2013, IEEE Transactions on Electron Devices.

[17]  Aida Todri-Sanial.  Investigation of horizontally aligned carbon nanotubes for efficient power delivery in 3D ICs , 2014, 2014 IEEE 18th Workshop on Signal and Power Integrity (SPI).