Area and Delay Penalties in Restructurable Wafer-Scale Arrays