Design Guidance for the Mechanical Reliability of Low-K Flip Chip BGA Package

Flip Chip Ball Grid Array (FCBGA) package has been introduced in recent years to address the needs in the microelectronic packaging industry for increasing performance and I/O density, which offers a cost effective solution with smaller form factor. Furthermore, Cu interconnects with low-k dielectric material were also introduced to reduce power consumption and further enhance device performance. Due to the nature of low-k dielectric material characteristics, it is more sensitive while a package with low-k material subjected to thermal loading stress. This work conducted analyses on various FCBGA package design parameters using 3-D finite element method (FEM) and provided design suggestions while selecting the packaging materials. To demonstrate the appropriateness of the finite element models, the modeling results were also calibrated with experimental package warpage measurements. Based on modeling data it was revealed that certain set of packaging materials would further enhance overall package reliability performance. Basic package design guidelines will be presented upon the findings of this study, which products designers could benefit from the superior power consumption and devices performance offered from the integration of Cu interconnect and low-k dielectric.

[1]  J. H. Lau,et al.  Failure analysis of solder bumped flip chip on low-cost substrates , 2000 .

[2]  D. Suryanarayana,et al.  Enhancement of flip-chip fatigue life by encapsulation , 1991 .

[3]  Paul S. Ho,et al.  Thermal stress and debonding in Cu/low k damascene line structures , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[4]  S. Pozder,et al.  Analysis of flip-chip packaging challenges on copper/low-k interconnects , 2003 .

[5]  Paul S. Ho,et al.  Effect of packaging on interfacial cracking in Cu/ low k Damascene structures , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[6]  L. L. Mercado,et al.  Impact of flip-chip packaging on copper/low-k structures , 2003 .

[7]  Paul S. Ho,et al.  Effects of dielectric material and linewidth on thermal stresses of Cu line structures , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[8]  P.S. Ho,et al.  Interfacial adhesion study for copper/SiLK interconnects in flip-chip packages , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).