Error resilient MRF message passing architecture for stereo matching

Message passing based inference algorithms have immense importance in real-world applications. In this paper, error resilience of a message passing based Markov random field (MRF) stereo matching architecture is explored and enhanced through application of algorithmic noise tolerance (ANT) in order to cope with nanometer imperfections in post-silicon devices. We first explore the inherent robustness of iteration based MRF inference algorithms. Analysis and simulations show that for a 20-bit architecture, small errors (e ≤ 1024) are tolerable, while large errors (e ≥ 4096) degrade the performance significantly. Based on these error characteristics, we propose an ANT architecture to effectively compensate for large magnitude circuit errors. Introducing timing errors via voltage over scaling (VQS), experimental results show that the proposed ANT based hardware can tolerate an error rate of 21.3 %, with performance degradation of only 0.47% at a gate complexity overhead of 44.7%, compared to an errorfree full precision hardware with an energy savings of 41 %.

[1]  Liang-Gee Chen,et al.  Hardware-Efficient Belief Propagation , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Richard Szeliski,et al.  A Comparative Study of Energy Minimization Methods for Markov Random Fields with Smoothness-Based Priors , 2008, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[3]  Richard Szeliski,et al.  A Taxonomy and Evaluation of Dense Two-Frame Stereo Correspondence Algorithms , 2001, International Journal of Computer Vision.

[4]  Nanning Zheng,et al.  Stereo Matching Using Belief Propagation , 2002, IEEE Trans. Pattern Anal. Mach. Intell..

[5]  Vladimir Kolmogorov,et al.  Convergent Tree-Reweighted Message Passing for Energy Minimization , 2006, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[6]  Jianbo Shi,et al.  Multi-hypothesis motion planning for visual object tracking , 2011, 2011 International Conference on Computer Vision.

[7]  Naresh R. Shanbhag,et al.  Reliable and efficient system-on-chip design , 2004, Computer.

[8]  Naresh R. Shanbhag,et al.  Energy-Efficient LDPC Decoders Based on Error-Resiliency , 2012, 2012 IEEE Workshop on Signal Processing Systems.

[9]  Rob A. Rutenbar,et al.  Hardware implementation of MRF map inference on an FPGA platform , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[10]  Naresh R. Shanbhag,et al.  Timing error statistics for energy-efficient robust DSP systems , 2011, 2011 Design, Automation & Test in Europe.